欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADF4193
廠商: Analog Devices, Inc.
英文描述: Low Phase Noise, Fast Settling PLL Frequency Synthesizer
中文描述: 低相位噪聲,快速設(shè)置的鎖相環(huán)頻率合成器
文件頁(yè)數(shù): 17/28頁(yè)
文件大小: 437K
代理商: ADF4193
ADF4193
PHASE REGISTER (R2)
Rev. B | Page 17 of 28
0
DB15
0
DB14
P12
DB13
P11
DB12
P10
DB11
P9
DB10
P8
DB9
P7
DB8
P6
DB7
P5
DB6
P4
DB5
P3
DB4
P2
DB3
P1
DB2
C3 (0)
DB1
C2 (1)
DB0
C1 (0)
R
12-BIT PHASE
CONTROL
BITS
P12
0
0
0
.
.
.
1
1
1
1
P11
0
0
0
.
.
.
1
1
1
1
P10
0
0
0
.
.
.
1
1
1
1
..........
..........
..........
..........
..........
..........
..........
..........
..........
..........
P3
0
0
0
.
.
.
1
1
1
1
P2
0
0
1
.
.
.
0
0
1
1
P1
0
1
0
.
.
.
0
1
0
1
PHASE VALUE
1
0
1
2
.
.
.
4092
4093
4094
4095
1
0 = < PHASE VALUE < MOD
Figure 31. Phase Register (R2)
12-Bit Phase
The phase word sets the seed value of the Σ-Δ modulator. It can
be programmed to any integer value from 0 to MOD. As the
phase word is swept from 0 to MOD, the phase of the VCO
output sweeps over a 360° range in steps of 360°/MOD.
Note that the phase bits are double buffered. They do not take
effect until the LE of the next write to R0 (FRAC/INT register).
Therefore, if it is desired to change the phase of the VCO output
frequency, it is necessary to rewrite the INT and FRAC values to
R0, following the write to R2.
The output of a fractional-N PLL can settle to any one of the
MOD possible phase offsets with respect to the reference, where
MOD is the fractional modulus.
If it is desired to keep the output at the same phase offset with
respect to the reference, each time that particular output
frequency is programmed, then the interval between writes to
R0 must be an integer multiple of MOD reference cycles.
If it is desired to keep the outputs of two ADF4193-based
synthesizers phase coherent with each other, but not necessarily
with their common reference, then it is only required to ensure
that the write to R0 on both chips is performed during the same
reference cycle. The interval between R0 writes in this case does
not have to be an integer multiple of the MOD cycles.
Reserved Bit
The reserved bit, Bit DB15, should be set to 0.
相關(guān)PDF資料
PDF描述
ADF4193BCPZ Low Phase Noise, Fast Settling PLL Frequency Synthesizer
ADF4193BCPZ-RL Low Phase Noise, Fast Settling PLL Frequency Synthesizer
ADF4193BCPZ-RL7 Low Phase Noise, Fast Settling PLL Frequency Synthesizer
ADF4207BRU Dual RF PLL Frequency Synthesizers
ADF4208BRU Dual RF PLL Frequency Synthesizers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4193BCPZ 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4193BCPZ-RL 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ADF4193BCPZ-RL7 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ADF4193SP1BCPZ 制造商:Analog Devices 功能描述:
ADF4193SP1BCPZ-RL7 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 金溪县| 北流市| 三穗县| 玉田县| 白山市| 盐池县| 朝阳区| 巴林左旗| 陇西县| 乌海市| 潢川县| 子洲县| 拜城县| 顺平县| 浙江省| 金堂县| 富川| 潜山县| 丰都县| 临高县| 兰溪市| 桐乡市| 新竹县| 客服| 开化县| 清水县| 句容市| 荥经县| 施秉县| 平昌县| 凌海市| 大田县| 五华县| 桃园县| 周宁县| 克什克腾旗| 沈丘县| 基隆市| 双辽市| 巴塘县| 水城县|