- 您現在的位置：買賣IC網 > PDF目錄373996 > ADM1064 (Analog Devices, Inc.) Super Sequencer with Voltage Readback ADC PDF資料下載
參數資料
| 型號： | ADM1064 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Super Sequencer with Voltage Readback ADC |
| 中文描述： | 超級序列與ADC的電壓回讀 |
| 文件頁數： | 16/32頁 |
| 文件大小： | 523K |
| 代理商： | ADM1064 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADM1064
OUTPUTS
SUPPLY SEQUENCING THROUGH
CONFIGURABLE OUTPUT DRIVERS
Supply sequencing is achieved with the ADM1064 using the
programmable driver outputs (PDOs) on the device as control
signals for supplies. The output drivers can be used as logic
enables or as FET drivers.
Rev. 0 | Page 16 of 32
The sequence in which the PDOs are asserted (and, therefore,
the supplies are turned on) is controlled by the sequencing
engine (SE). The SE determines what action is to be taken with
the PDOs based on the condition of the inputs of the ADM1064.
Therefore, the PDOs can be set up to assert when the SFDs are
in tolerance, the correct input signals are received on the VXn
digital pins, no warnings are received from any of the inputs of
the device, and so on. The PDOs can be used for a variety of
functions. The primary function is to provide enable signals for
LDOs or dc/dc converters, which generate supplies locally on a
board. The PDOs can also be used to provide a POWER_GOOD
signal when all the SFDs are in tolerance, or a RESET output if
one of the SFDs goes out of specification (this can be used as a
status signal for a DSP, FPGA, or other microcontroller).
The PDOs can be programmed to pull up to a number of
different options. The outputs can be programmed as follows:
Open-drain (allowing the user to connect an external pull-up
resistor)
Open-drain with weak pull-up to V
DD
Push/pull to V
DD
Open-drain with weak pull-up to VPn
Push/pull to VPn
Strong pull-down to GND
Internally charge-pumped high drive (12 V, PDO1–6 only)
The last option (available only on PDO1–6) allows the user to
directly drive a voltage high enough to fully enhance an external
N-FET, which is used to isolate, for example, a card-side voltage
from a backplane supply (a PDO can sustain greater than 10.5 V
into a 1 μA load). The pull-down switches can also be used to
drive status LEDs directly.
The data driving each of the PDOs can come from one of three
sources. The source can be enabled in the PnPDOCFG
configuration register (see the AN-698 application note for
details).
The data sources are
Output from the SE.
Directly from the SMBus. A PDO can be configured so that
the SMBus has direct control over it. This enables software
control of the PDOs. Therefore, a microcontroller can be
used to initiate a software power-up/power-down sequence.
On-Chip Clock. A 100 kHz clock is generated on the device.
This clock can be made available on any of the PDOs. It can
be used, for example, to clock an external device such as
an LED.
By default, the PDOs are pulled to GND by a weak (20 k) on-
chip pull-down resistor. This is also the condition of the PDOs
on power-up, until the configuration is downloaded from
EEPROM and the programmed setup is latched. The outputs
are actively pulled low once a supply of 1 V or greater is on VPn
or VH. The outputs remain high impedance prior to 1 V
appearing on VPn or VH. This provides a known condition for
the PDOs during power-up. The internal pull-down can be
overdriven with an external pull-up of suitable value tied from
the PDO pin to the required pull-up voltage. The 20 k resistor
must be accounted for in calculating a suitable value. For
example, if PDOn must be pulled up to 3.3 V, and 5 V is avail-
able as an external supply, the pull-up resistor value is given by
3.3 V = 5 V × 20 k/(
R
UP
+ 20 k)
Therefore,
R
UP
= (100 k 66 k)/3.3 = 10 k
0
PDO
SE DATA
CFG4
CFG5
CFG6
SMBus DATA
CLK DATA
1
2
1
2
VP1
SEL
VP4
1
2
V
DD
VFET (PDO1-6 ONLY)
2
Figure 22. Programmable Driver Output
相關PDF資料 |
PDF描述 |
|---|---|
| ADM1064ACP | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP-REEL | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP-REEL7 | Super Sequencer with Voltage Readback ADC |
| ADM1064ASU | Super Sequencer with Voltage Readback ADC |
| ADM1064ASU-REEL | Super Sequencer with Voltage Readback ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADM1064ACP | 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 40-Pin LFCSP EP |
| ADM1064ACP-REEL | 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 40-Pin LFCSP EP T/R |
| ADM1064ACP-REEL7 | 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 40-Pin LFCSP EP T/R |
| ADM1064ACPZ | 功能描述:IC SEQUENCER/SUPERVISOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 監控器 系列:Super Sequencer® 標準包裝:1 系列:- 類型:簡單復位/加電復位 監視電壓數目:1 輸出:開路漏極或開路集電極 復位:高有效 復位超時:- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應商設備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT |
| ADM1064ASU | 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 48-Pin TQFP |
發布緊急采購，3分鐘左右您將得到回復。