- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374020 > ADP3180JRU-REEL7 (ANALOG DEVICES INC) 6-Bit Programmable 2-, 3-, 4-Phase Synchronous Buck Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | ADP3180JRU-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 6-Bit Programmable 2-, 3-, 4-Phase Synchronous Buck Controller |
| 中文描述： | SWITCHING CONTROLLER, 4000 kHz SWITCHING FREQ-MAX, PDSO28 |
| 封裝： | MO-153-AE, TSSOP-28 |
| 文件頁數(shù)： | 10/20頁 |
| 文件大?。?/td> | 529K |
| 代理商： | ADP3180JRU-REEL7 |
ADP3180
–10–
six VID inputs are changing. Additionally, the first VID change
initiates the PWRGD and CROWBAR blanking functions for a
minimum of 250 μs to prevent a false PWRGD or CROWBAR
event. Each VID change will reset the internal timer. Figure 3
shows VID on-the-fly performance when the output voltage is
stepping up and the output current is switching between mini-
mum and maximum values, which is the worst-case situation.
Figure 3. VID On-the-Fly Waveforms, Circuit of Figure 5.
VID Change = 5 mV, 5 μs per Step, 50 Steps,
I
OUT
Change = 5 A to 65 A
Power Good Monitoring
The Power Good comparator monitors the output voltage via the
CSREF pin. The PWRGD pin is an open-drain output whose
high level (when connected to a pull-up resistor) indicates that
the output voltage is within the nominal limits specified in the
Specifications table based on the VID voltage setting. PWRGD
will go low if the output voltage is outside of this specified range.
PWRGD is blanked during a VID OTF event for a period of
250 μs to prevent false signals during the time the output is
changing.
Output Crowbar
As part of the protection for the load and output components of
the supply, the PWM outputs will be driven low (turning on the
low side MOSFETs) when the output voltage exceeds the upper
Power Good threshold. This crowbar action will stop once the
output voltage has fallen below the release threshold of approxi-
mately 450 mV.
Turning on the low side MOSFETs pulls down the output as the
reverse current builds up in the inductors. If the output overvolt-
age is due to a short of the high side MOSFET, this action will
current limit the input supply or blow its fuse, protecting the
microprocessor from destruction.
Output Enable and UVLO
The input supply (VCC) to the controller must be higher than
the UVLO threshold and the EN pin must be higher than its
logic threshold for the ADP3180 to begin switching. If UVLO is
less than the threshold or the EN pin is a logic low, the ADP3180
is disabled. This holds the PWM outputs at ground, shorts the
DELAY capacitor to ground, and holds the ILIMIT pin at
ground.
In the application circuit, the ILIMIT pin should be connected
to the
OD
pins of the ADP3418 drivers. Because ILIMIT is
grounded, this disables the drivers such that both DRVH and
DRVL are grounded. This feature is important to prevent dis-
charging of the output capacitors when the controller is shut off.
If the driver outputs were not disabled, a negative voltage could
be generated on the output due to the high current discharge of
the output capacitors through the inductors.
APPLICATION INFORMATION
The design parameters for a typical Intel VRD 10 compliant
CPU application are as follows:
∑
Input voltage (V
IN
) = 12 V
∑
VID setting voltage (V
VID
) = 1.500 V
∑
Duty cycle (D) = 0.125
∑
Nominal output voltage at no load (V
ONL
) = 1.480 V
∑
Nominal output voltage at 65 A load (V
OFL
) = 1.3955 V
∑
Static output voltage drop based on a 1.3 m
W
load line (R
O
)
from no load to full load
∑
(V
D
) = V
ONL
– V
OFL
= 1.480 V – 1.3955 V = 84.5 mV
∑
Maximum Output Current (I
O
) = 65 A
∑
Maximum Output Current Step (
D
I
O
) = 60 A
∑
Number of Phases (n) = 3
∑
Switching frequency per phase (f
SW
) = 267 kHz
REV. 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADP3203JRU-085-RL | Aluminum Electrolytic Radial Leaded Bi-Polar Capacitor; Capacitance: 1000uF; Voltage: 35V; Case Size: 16x31.5 mm; Packaging: Bulk |
| ADP3203JRU-10-RL | 2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs |
| ADP3203JRU-10-RL7 | 2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs |
| ADP3203 | 2-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs |
| ADP3204 | 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP3181 | 制造商:AD 制造商全稱:Analog Devices 功能描述:5-Bit or 6-Bit Programmable 2-,3-,4-Phase Synchronous Buck Controller |
| ADP3181JRQZ-RL | 功能描述:IC CTRLR BUCK 5/6BIT 28QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| ADP3181JRUZ-REEL | 功能描述:IC REG BUCK 6BIT 2-4PHS 28-TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| ADP3182 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Adjustable Output 1-/2-/3-Phase Synchronous Buck Controller |
| ADP3182JRQZ-REEL | 功能描述:IC REG CTRLR BUCK PWM 20-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。