欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADSP-21160N
廠商: Analog Devices, Inc.
元件分類: 基準(zhǔn)電壓源/電流源
英文描述: Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
中文描述: 無(wú)電容,NMOS管,150mA的低壓差穩(wěn)壓器的反向電流保護(hù)
文件頁(yè)數(shù): 39/53頁(yè)
文件大小: 1680K
代理商: ADSP-21160N
PRELIMINARY TECHNICAL DATA
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
39
REV. PrB
For current information contact Analog Devices at 800/262-5643
ADSP-21160N
April 2002
Link Ports
Calculation of link receiver data setup and hold, relative to link clock, is required to determine the maximin allowable skew
that can be introduced in the transmission path, between LDATA and LCLK. Setup skew is the maximum delay that can
be introduced in LDATA, relative to LCLK (setup skew = t
LCLKTWH
minimum – t
DLDCH
– t
SLDCL
). Hold skew is the maximum
delay that can be introduced in LCLK, relative to LDATA (hold skew = t
LCLKTWL
minimum + t
HLDCH
– t
HLDCL
).Calculations
made directly from speed specifications result in unrealistically small skew times, because they include multiple tester
guardbands.
Note that there is a two-cycle effect latency between the link port enable instruction and the DSP enabling the link port.
Table 19. Link Ports—Receive
Parameter
Timing Requirements:
t
SLDCL
t
HLDCL
t
LCLKIW
t
LCLKRWL
t
LCLKRWH
Switching Characteristics:
t
DLALC
Min
Max
Unit
Data Setup Before LCLK Low
Data Hold After LCLK Low
LCLK Period
LCLK Width Low
LCLK Width High
2.5
2.5
t
LCLK
4
4
ns
ns
ns
ns
ns
LACK Low Delay After LCLK High
1
1
LACK goes low with t
DLALC
relative to rise of LCLK after first nibble, but doesn’t go low if the receiver’s link buffer is not about to fill.
12
17
ns
Figure 26. Link Ports—Receive
LCLK
LDAT(7:0)
LACK (OUT)
RECEIVE
IN
t
SLDCL
t
HLDCL
t
LCLKRWH
t
DLALC
t
LCLKRWL
t
LCLKIW
相關(guān)PDF資料
PDF描述
ADSP-21160NCB-TBD Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21161N DSP Microcomputer
ADSP-21161NCCA-100 DSP Microcomputer
ADSP-21161NKCA-100 DSP Microcomputer
ADSP-21262SBBC-150 Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21160NCB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21160NCB-TBD 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NCBZ-100 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21160NCE-100 制造商:Analog Devices 功能描述:
ADSP-21160NKB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
主站蜘蛛池模板: 金寨县| 平定县| 晴隆县| 镇平县| 天镇县| 奉新县| 清徐县| 金秀| 巴南区| 金堂县| 嵊泗县| 体育| 长沙市| 南靖县| 甘谷县| 亳州市| 洪湖市| 昌吉市| 额尔古纳市| 白河县| 乌兰浩特市| 叙永县| 家居| 温宿县| 壶关县| 江城| 行唐县| 襄垣县| 玉门市| 富平县| 禄丰县| 大竹县| 宁陕县| 民县| 邹城市| 逊克县| 关岭| 保康县| 五峰| 宝丰县| 曲靖市|