欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-21365SBBCZENG
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PBGA136
封裝: LEAD FREE, MO-205AE, MBGA-136
文件頁數: 38/54頁
文件大小: 559K
代理商: ADSP-21365SBBCZENG
Rev. PrA
|
Page 38 of 54
|
September 2004
ADSP-21365/6
Preliminary Technical Data
SPDIF Receiver
The following sections describe timing as it relates to the SPDIF
receiver.
Internal Digital PLL Mode
In internal Digital Phase-locked Loop mode the internal PLL
(Digital PLL) generates the 512
×
Fs clock.
Table 34. SPDIF Receiver Internal Digital PLL Mode Timing
Parameter
Switching Characteristics
t
DFSI
t
HOFSI
t
DDTI
t
HDTI
t
SCLKIW
1
t
CCLK
1
SCLK frequency is 64 x FS where FS = the frequency of LRCLK.
Min
Max
Unit
LRCLK Delay After SCLK
LRCLK Hold After SCLK
Transmit Data Delay After SCLK
Transmit Data Hold After SCLK
Transmit SCLK Width
Core Clock Period
5
ns
ns
ns
ns
ns
ns
–2
5
–2
40
5
Figure 31. SPDIF Receiver Internal Digital PLL Mode Timing
DRIVE EDGE
SAMPLE EDGE
DAI_P20-1
(SCLK)
DAI_P20-1
(FS)
DAI_P20-1
(DATA CHANNEL A/B)
t
SCLKIW
t
DFSI
t
DDTI
t
HOFSI
t
HDTI
t
SFSI
t
HFSI
相關PDF資料
PDF描述
ADSP-21365SBSQ-ENG SHARC Processor
ADSP-21365SKBCZENG SHARC Processor
ADSP-21365SKSQZENG SHARC Processor
ADSP-21366SKBCZENG SHARC Processor
ADSP-21366SBBCZENG SHARC Processor
相關代理商/技術參數
參數描述
ADSP-21365SBSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SBSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SCSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SKBC-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
主站蜘蛛池模板: 隆安县| 阜城县| 乳山市| 靖远县| 应用必备| 秦皇岛市| 永吉县| 扎鲁特旗| 黄平县| 鄂伦春自治旗| 来凤县| 股票| 临海市| 辉南县| 永寿县| 花垣县| 浮山县| 旬邑县| 台前县| 广水市| 南岸区| 招远市| 会泽县| 塔城市| 沾益县| 石柱| 鄂温| 黔西| 无为县| 吉安市| 镇江市| 河间市| 凉城县| 肇源县| 北辰区| 新建县| 嘉义县| 泗洪县| 鸡东县| 临清市| 醴陵市|