欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號： ADUC848BS32-3
廠商： ANALOG DEVICES INC
元件分類： 微控制器/微處理器
英文描述： MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
中文描述： 8-BIT, FLASH, 12.58 MHz, MICROCONTROLLER, PQFP52
封裝： 14 X 14 MM, PLASTIC, MO-112-AC-1, MQFP-52
文件頁數： 73/108頁
文件大小： 1109K
代理商： ADUC848BS32-3
ADuC845/ADuC847/ADuC848
8052 COMPATIBLE ON-CHIP PERIPHERALS
This section gives a brief overview of the various secondary
peripheral circuits that are available to the user on-chip. These
features are mostly 8052 compatible (with a few additional
features) and are controlled via standard 8052 SFR bit definitions.
Parallel I/O
The ADuC845/ADuC847/ADuC848 use four input/output
ports to exchange data with external devices. In addition to
performing general-purpose I/O, some are capable of external
memory operations, while others are multiplexed with alternate
functions for the peripheral functions available on-chip. In
general, when a peripheral is enabled, that pin cannot be used as
a general-purpose I/O pin.
Port 0
Port 0 is an 8-bit open-drain bidirectional I/O port that is
directly controlled via the Port 0 SFR (80H). Port 0 is also the
multiplexed low-order address and data bus during accesses to
external data memory.
Rev. A | Page 73 of 108
Figure 48 shows a typical bit latch and I/O buffer for a Port 0
pin. The bit latch (one bit in the port’s SFR) is represented as a
Type D flip-flop, which clocks in a value from the internal bus
in response to a write to latch signal from the CPU. The
Q output of the flip-flop is placed on the internal bus in
response to a read latch signal from the CPU. The level of the
port pin itself is placed on the internal bus in response to a read
pin signal from the CPU. Some instructions that read a port
activate the read latch signal, and others activate the read pin
signal. See the Read-Modify-Write Instructions section for
details.
CONTROL
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
LATCH
Q
Q
DVDD
ADDR/DATA
P0.x
PIN
0
Figure 48. Port 0 Bit Latch and I/O Buffer
As shown in Figure 48, the output drivers of Port 0 pins are
switchable to an internal ADDR and ADDR/DATA bus by an
internal control signal for use in external memory accesses.
During external memory accesses, the P0 SFR has 1s written to
it; therefore, all its bit latches become 1. When accessing
external memory, the control signal in Figure 48 goes high,
enabling push-pull operation of the output pin from the internal
address or data bus (ADDR/DATA line). Therefore, no external
pull-ups are required on Port 0 for it to access external memory.
In general-purpose I/O port mode, Port 0 pins that have 1s
written to them via the Port 0 SFR are configured as open-drain
and, therefore, float. In this state, Port 0 pins can be used as high
impedance inputs. This is represented in Figure 48 by the NAND
gate whose output remains high as long as the control signal is
low, thereby disabling the top FET. External pull-up resistors
are, therefore, required when Port 0 pins are used as general-
purpose outputs. Port 0 pins with 0s written to them drive a
logic low output voltage (V
OL
) and are capable of sinking 1.6 mA.
Port 1
Port 1 is also an 8-bit port directly controlled via the P1 SFR
(90H). Port 1 digital output capability is not supported on this
device. Port 1 pins can be configured as digital inputs or analog
inputs. By (power-on) default, these pins are configured as
analog inputs, that is, 1 is written to the corresponding Port 1
register bit. To configure any of these pins as digital inputs, the
user should write a 0 to these port bits to configure the corre-
sponding pin as a high impedance digital input. These pins also
have various secondary functions aside from their analog input
capability, as described in Table 46.
Table 46. Port 1 Alternate Functions
Pin No.
Alternate Function
P1.2
REFIN2+ (second reference input, +’ve)
P1.3
REFIN2 (second reference input, –‘ve)
P1.6
IEXC1 (200 μA excitation current source)
P1.7
IEXC2 (200 μA excitation current source)
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
LATCH
Q
Q
P1.x
PIN
TO ADC
0
Figure 49. Port 1 Bit Latch and I/O Buffer
Port 2
Port 2 is a bidirectional port with internal pull-up resistors
directly controlled via the P2 SFR. Port 2 also emits the middle-
and high-order address bytes during accesses to the 24-bit
external data memory space.
In general-purpose I/O port mode, Port 2 pins that have 1s
written to them are pulled high by the internal pull-ups as
shown in Figure 50 and, in that state, can be used as inputs. As
inputs, Port 2 pins pulled externally low source current because
of the internal pull-up resistors. Port 2 pins with 0s written to
them drive a logic low output voltage (V
OL
) and are capable of
sinking 1.6 mA.
相關PDF資料
PDF描述
ADUC848BS32-5 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC848BS62-3 10-825944-010
ADUC848BS62-5 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC848BS8-3 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC848BS8-5 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
相關代理商/技術參數
參數描述
ADUC848BS32-5 制造商:Analog Devices 功能描述:IC MICROCONTROLLER
ADUC848BS62-3 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 3.3V 52MQFP - Bulk 制造商:Analog Devices 功能描述:
ADUC848BS62-5 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:IC MICROCONTROLLER
ADUC848BS8-3 制造商:Analog Devices 功能描述:
ADUC848BS8-5 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Analog Devices 功能描述:IC MICROCONTROLLER
發布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*
主站蜘蛛池模板： 宣威市| 宁安市| 五峰| 南澳县| 静乐县| 房产| 玛曲县| 女性| 青浦区| 丹凤县| 宁武县| 长沙市| 永福县| 望都县| 乌兰浩特市| 天长市| 田阳县| 福清市| 佛坪县| 辽源市| 兴文县| 焉耆| 宣化县| 锡林浩特市| 巴青县| 景宁| 迁西县| 公主岭市| 开封市| 德保县| 仙游县| 巴林左旗| 宝丰县| 张北县| 西畴县| 比如县| 嘉荫县| 庆阳市| 醴陵市| 乌拉特中旗| 宁武县|