- 您現在的位置：買賣IC網 > PDF目錄374046 > ADV7180BCPZ (ANALOG DEVICES INC) 10-Bit, 4 x Oversampling SDTV Video Decoder PDF資料下載
參數資料
| 型號： | ADV7180BCPZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號轉換 |
| 英文描述： | 10-Bit, 4 x Oversampling SDTV Video Decoder |
| 中文描述： | COLOR SIGNAL DECODER, QCC40 |
| 封裝： | 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD-2, LFCSP-40 |
| 文件頁數： | 33/112頁 |
| 文件大小： | 1320K |
| 代理商： | ADV7180BCPZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
ADV7180
Luma Gain
LAGC[2:0], Luma Automatic Gain Control,
Address 0x2C [6:4]
The luma automatic gain control mode bits select the operating
mode for the gain control in the luma path.
There are internal parameters (Analog Devices proprietary
algorithms) to customize the peak white gain control. Contact
local Analog Devices field applications engineers or local
Analog Devices distributor for more information.
Rev. A | Page 33 of 112
Table 35. LAGC Function
LAGC[2:0]
000
001
010 (default)
Description
Manual fixed gain (use LMG[11:0])
Reserved
AGC (blank level to sync tip), peak white
algorithm on
Reserved
AGC (blank level to sync tip), peak white
algorithm off
Reserved
Reserved
Freeze gain
011
100
101
110
111
LAGT[1:0], Luma Automatic Gain Timing,
Address 0x2F [7:6]
The luma automatic gain timing register allows the user to
influence the tracking speed of the luminance automatic gain
control. Note that this register only has an effect if the
LAGC[2:0] register is set to 001, 010, 011, or 100 (automatic
gain control modes).
If peak white AGC is enabled and active (see the STATUS_1[7:0],
Address 0x10 [7:0] section), the actual gain update speed is
dictated by the peak white AGC loop and, as a result, the LAGT
settings have no effect. As soon as the part leaves peak white
AGC, LAGT becomes relevant again.
The update speed for the peak white algorithm can be
customized by the use of internal parameters. Contact Analog
Devices local field engineers for more information.
Table 36. LAGT Function
LAGT[1:0]
00
01
10
11 (default)
Description
Slow (TC = 2 sec)
Medium (TC = 1 sec)
Fast (TC = 0.2 sec)
Adaptive
LG[11:0], Luma Gain, Address 0x2F [3:0],
Address 0x30 [7:0]; LMG[11:0], Luma Manual Gain,
Address 0x2F [3:0], Address 0x30 [7:0]
Luma gain [11:0] is a dual-function register. If all of these
registers are written to, a desired manual luma gain can be
programmed. This gain becomes active if the LAGC[2:0] mode
is switched to manual fixed gain. Equation 1 shows how to
calculate a desired gain.
If read back, this register returns the current gain value.
Depending on the setting in the LAGC[2:0] bits, the value is
one of the following:
Luma manual gain value (LAGC[2:0] set to luma manual
gain mode)
Luma automatic gain value (LAGC[2:0] set to any of the
automatic modes)
Table 37. LG/LMG Function
LG[11:0]/LMG[11:0]
LMG[11:0] = X
Read/Write
Write
Description
Manual gain for luma
path
Actual used gain
LG[11:0]
Read
9
72
.
1410
)
4095
]
0
11
[
1024
(
)
(
K
≤
<
LMG
525i
Gain
Luma
78
.
7
1470
LMG
)
4095
]
0
11
[
1024
(
)
(
K
≤
<
LMG
NTSC
Gain
Luma
66
.
66
.
1535
)
4095
]
11
[
1024
(
)
625
/
(
K
≤
<
i
PAL
Gain
Luma
For example, with a 525i input applied, program the ADV7180
into manual fixed gain mode with a desired gain of 0.89 as
follows:
1.
Use Equation 1 to convert the gain:
0.89 × 1410 = 1254.9
2.
Truncate to integer value:
= 1255d
3.
Convert to hexadecimal:
1255d = 0x04E7
4.
Split into two registers and program:
Luma Gain Control 1 [3:0] = 0x4
Luma Gain Control 2 [7:0] = 0xE7
5.
Enable manual fixed gain mode:
Set LAGC[2:0] to 000
(1)
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7180BSTZ | 10-Bit, 4 x Oversampling SDTV Video Decoder |
| ADV7181 | Multiformat SDTV Video Decoder |
| ADV7181B | Multiformat SDTV Video Decoder |
| ADV7181BBCPZ | Multiformat SDTV Video Decoder |
| ADV7181BBSTZ | Multiformat SDTV Video Decoder |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV7180BCPZ | 制造商:Analog Devices 功能描述:IC VIDEO DECODER 10BIT 57.27MSPS LFCSP40 |
| ADV7180BCPZ-REEL | 功能描述:IC VIDEO DECODER SDTV 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| ADV7180BST48Z | 功能描述:IC VID DECOD SDTV 10BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標準包裝:250 系列:- 類型:電平移位器 應用:LCD 電視機/監控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應商設備封裝:28-WQFN（4x4）裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND |
| ADV7180BST48Z-RL | 功能描述:視頻 IC 48-Lead Low Profile Quad Flat Package RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| ADV7180BSTZ | 功能描述:IC VIDEO DECODER SDTV 64-LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標準包裝:250 系列:- 類型:電平移位器 應用:LCD 電視機/監控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應商設備封裝:28-WQFN（4x4）裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND |
發布緊急采購，3分鐘左右您將得到回復。