欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號： ADV7181B
廠商： Analog Devices, Inc.
英文描述： Multiformat SDTV Video Decoder
中文描述： 標清多格式視頻解碼器
文件頁數： 45/96頁
文件大小： 873K
代理商： ADV7181B
ADV7181B
PVENDSIGN PAL VSync End Sign, Address 0xE9 [5]
Rev. 0 | Page 45 of 96
Setting PVENDSIGN to 0 (default) delays the end of VSync. Set
for user manual programming.
Setting PVENDSIGN to 1 advances the end of VSync. Not
recommended for user programming.
PVEND[4:0] PAL VSync End, Address 0xE9,[4:0]
The default value of PVEND is 10100, indicating the PAL VSync
end position.
For all NTSC/PAL VSync timing controls, both the V bit in the
AV code and the VSync on the VS pin are modified.
PFTOGDELO PAL Field Toggle Delay on Odd Field,
Address 0xEA [7]
When PFTOGDELO is 0 (default), there is no delay.
Setting PFTOGDELO to 1 delays the F toggle/transition on an
odd field by a line relative to PFTOG.
PFTOGDELE PAL Field Toggle Delay on Even Field,
Address 0xEA [6]
When PFTOGDELE is 0, there is no delay.
Setting PFTOGDELE to 1 (default) delays the F
toggle/transition on an even field by a line relative to PFTOG.
PFTOGSIGN PAL Field Toggle Sign, Address 0xEA [5]
Setting PFTOGSIGN to 0 delays the Field transition. Set for
user manual programming.
Setting PFTOGSIGN to 1 (default) advances the Field
transition. Not recommended for user programming.
PFTOG PAL Field Toggle, Address 0xEA [4:0]
The default value of PFTOG is 00011, indicating the PAL Field
toggle position.
For all NTSC/PAL Field timing controls, the F bit in the AV
code and the Field signal on the FIELD/DE pin are modified.
0
ADVANCE TOGGLE OF
FIELD BY PTOG[4:0]
DELAY TOGGLE OF
FIELD BY PFTOG[4:0]
PFTOGSIGN
ODD FIELD
0
1
NO
YES
PFTOGDELE
ADDITIONAL
DELAY BY
1 LINE
1
0
PFTOGDELO
ADDITIONAL
DELAY BY
1 LINE
1
0
FIELD
TOGGLE
NOT VALID FOR USER
PROGRAMMING
Figure 29. PAL F Toggle
SYNC PROCESSING
The ADV7181B has two additional sync processing blocks that
postprocess the raw synchronization information extracted
from the digitized input video. If desired, the blocks can be
disabled via the following two I
2
C bits.
ENHSPLL Enable HSync Processor, Address 0x01 [6]
The HSYNC processor is designed to filter incoming HSyncs
that have been corrupted by noise, providing improved per-
formance for video signals with stable time bases but poor SNR.
Setting ENHSPLL to 0 disables the HSync processor.
Setting ENHSPLL to 1 (default) enables the HSync processor.
ENVSPROC Enable VSync Processor, Address 0x01 [3]
This block provides extra filtering of the detected VSyncs to
give improved vertical lock.
Setting ENVSPROC to 0
disables the VSync processor.
Setting ENVSPROC to 1(default) enables the VSync processor.
相關PDF資料
PDF描述
ADV7181BBCPZ Multiformat SDTV Video Decoder
ADV7181BBSTZ Multiformat SDTV Video Decoder
ADV7181BCP Multiformat SDTV Video Decoder
ADV7181BST Multiformat SDTV Video Decoder
ADV7183B Multiformat SDTV Video Decoder
相關代理商/技術參數
參數描述
ADV7181BBCPZ 制造商:Analog Devices 功能描述:Video Decoder 3ADC 9-Bit 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:ADV718XB DECODER FAMILY UPDATES - Bulk 制造商:Analog Devices 功能描述:IC VIDEO ENCODER
ADV7181BBSTZ 制造商:Analog Devices 功能描述:Video Decoder 3ADC 9-Bit 64-Pin LQFP 制造商:Analog Devices 功能描述:IC VIDEO ENCODER
ADV7181BCP 制造商:Analog Devices 功能描述:Video Decoder 3ADC 9-Bit 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10BIT NTSC/PAL/SECAM VIDEO DECODER I.C. - Bulk
ADV7181BCPZ 制造商:Analog Devices 功能描述:
ADV7181BST 制造商:Analog Devices 功能描述:Video Decoder 3ADC 9-Bit 64-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:9-BIT BIT NTSC/PAL/SECAM VIDEO DECODER - Bulk 制造商:Analog Devices 功能描述:IC VIDEO ENCODER
發布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*
主站蜘蛛池模板： 东乡族自治县| 鄄城县| 蒲城县| 普宁市| 井陉县| 铜梁县| 满城县| 宁强县| 称多县| 博爱县| 德清县| 天津市| 房产| 龙川县| 武夷山市| 太谷县| 会同县| 穆棱市| 雷州市| 新平| 上饶县| 陇川县| 哈巴河县| 民勤县| 安国市| 甘南县| 奉化市| 大丰市| 确山县| 南阳市| 雷州市| 射阳县| 赣榆县| 肃北| 深圳市| 通山县| 满城县| 青川县| 左云县| 普宁市| 伊通|