- 您現在的位置：買賣IC網 > PDF目錄374047 > ADV7324KSTZ (ANALOG DEVICES INC) Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs PDF資料下載
參數資料
| 型號： | ADV7324KSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號轉換 |
| 英文描述： | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| 中文描述： | COLOR SIGNAL ENCODER, PQFP64 |
| 封裝： | LEAD FREE, MS-026BCD, LQFP-64 |
| 文件頁數： | 43/92頁 |
| 文件大?。?/td> | 992K |
| 代理商： | ADV7324KSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADV7324
HD TIMING RESET
A timing reset is achieved by toggling the HD timing reset control
bit [Subaddress 0x14, Bit 0] from 0 to 1. In this state, the horizontal
and vertical counters remain reset. When this bit is set back to 0,
the internal counters resume counting.
Rev. 0 | Page 43 of 92
The minimum time the pin must be held high is one clock
cycle; otherwise, this reset signal might not be recognized. This
timing reset applies to the HD timing counters only.
SD REAL-TIME CONTROL, SUBCARRIER RESET,
AND TIMING RESET
[Subaddress 0x44, Bit 2 and Bit 1]
Together with the RTC_SCR_TR pin and SD Mode Register 3
[Address 0x44, Bit 1 and Bit 2], the ADV7324 can be used in
(a) timing reset mode, (b) subcarrier phase reset mode, or
(c) RTC mode.
a.
A timing reset is achieved after a low-to-high
transition on the RTC_SCR_TR pin (Pin 31). In this
state, the horizontal and vertical counters remain
reset. Upon releasing this pin (set to low), the internal
counters resume counting, starting with Field 1, and
the subcarrier phase is reset.
The minimum time the pin must be held high is one
clock cycle; otherwise, this reset signal might not be
recognized. This timing reset applies to the SD timing
counters only.
b.
In subcarrier phase reset, a low-to-high transition on
the RTC_SCR_TR pin (Pin 31) resets the subcarrier
phase to 0 on the field following the subcarrier phase
reset when the SD RTC/TR/SCR control bits at
Address 0x44 are set to 01.
This reset signal must be held high for a minimum of
one clock cycle.
Because the field counter is not reset, it is
recommended that the reset signal is applied in Field 7
(PAL) or Field 3 (NTSC). The reset of the phase will
then occur on the next field, i.e., Field 1, lined up
correctly with the internal counters. The field count
register at Address 0x7B can be used to identify the
number of active fields.
c.
In RTC mode, the ADV7324 can be used to lock to an
external video source. The real-time control mode
allows the ADV7324 to automatically alter the
subcarrier frequency to compensate for line length
variations. When the part is connected to a device,
such as an ADV7402A video decoder (see Figure 61),
that outputs a digital data stream in RTC format, it
automatically changes to the compensated subcarrier
frequency on a line-by-line basis. This digital data
stream is 67 bits wide, and the subcarrier is contained
in Bit 0 to Bit 21. Each bit is two clock cycles long.
Write 0x00 into all four subcarrier frequency registers
when this mode is used.
DISPLAY
NO TIMING RESET APPLIED
TIMING RESET APPLIED
START OF FIELD 4 OR 8
F
SC
PHASE = FIELD 4 OR 8
F
SC
PHASE = FIELD 1
TIMING RESET PULSE
307
310
307
1
2
3
4
5
6
7
21
313
320
DISPLAY
START OF FIELD 1
0
Figure 59. Timing Reset Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7340 | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340BSTZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340EBZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7341 | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7341BSTZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV7330 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit Triple DAC Video Encoder |
| ADV73305502 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY |
| ADV73306701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306702 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306703 | 制造商:LG Corporation 功能描述:Frame Assembly |
發布緊急采購，3分鐘左右您將得到回復。