- 您現在的位置：買賣IC網 > PDF目錄380124 > CY28301PVCT (CYPRESS SEMICONDUCTOR CORP) Frequency Generator for Intel Integrated Chipset PDF資料下載
參數資料
| 型號： | CY28301PVCT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Frequency Generator for Intel Integrated Chipset |
| 中文描述： | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.300 INCH, SSOP-56 |
| 文件頁數： | 1/15頁 |
| 文件大小： | 114K |
| 代理商： | CY28301PVCT |
Frequency Generator for Intel
Integrated Chipset
CY28301
Cypress Semiconductor Corporation
Document #: 38-07011 Rev. *C
3901 North First Street
San Jose
CA 95134
Revised September 24, 2002
408-943-2600
Features
Single chip FTG solution for Intel
Solano/810E/810
Support SMBus byte Read/Write and block Read/Write
operations to simplify system BIOS development
Vendor ID and revision ID support
Maximized EMI suppression using Cypress
’
s Spread
Spectrum technology
Low jitter and tightly controlled clock skew
Two copies of CPU clock
Thirteen copies of SDRAM clock
Eight copies of PCI clock
One copy of synchronous APIC clock
Three copies of 66-MHz outputs
Two copies of 48-MHz outputs
One copy of 14.31818-MHz reference clock
Key Specifications
CPU, SDRAM Outputs Cycle-to-Cycle Jitter: .............250 ps
APIC, 48-MHz, 3V66, PCI Outputs
Cycle-to-Cycle Jitter: ...................................................500 ps
CPU, 3V66 Output Skew:............................................175 ps
SDRAM, APIC, 48-MHz Output Skew:........................250 ps
PCI Output Skew:........................................................500 ps
CPU to SDRAM Skew (@ 133 MHz) .........................±0.5 ns
CPU to SDRAM Skew (@ 100 MHz)..................4.5 to 5.5 ns
CPU to 3V66 Skew (@ 66 MHz)........................7.0 to 8.0 ns
3V66 to PCI Skew (3V66 lead)...........................1.5 to 3.5 ns
PCI to APIC Skew......................................................±0.5 ns
VDD_REF
VDD_CPU
PCI1
PCI2/SEL24_48MHz#*
XTAL
OSC
PLL REF FREQ
PLL 1
X2
X1
REF/FS1
PCI3:7
48MHz/FS0
24_48MHz
PLL2
VDD_48MHz
SMBus
Logic
SDATA
SCLK
3V66_0:2
CPU0:1
APIC
Divider,
Delay, and
Phase
Control
Logic
3
VDD_3V66
2
SDRAM0:11,
SDRAM_F
13
PCI0
/2
(FS0:4)
5
VDD_REF
X1
X2
GND_REF
GND_3V66
3V66_0
3V66_1
3V66_2
VDD_3V66
VDD_PCI
PCI0
PCI1
PCI2/SEL24_48MHz#*
GND_PCI
PCI3
PCI4
PCI5
VDD_PCI
PCI6
PCI7
GND_PCI
PD#*
SCLK
SDATA
VDD_SDRAM
SDRAM11
SDRAM10
GND_SDRAM
C
REF/FS1*
VDD_APIC
APIC
VDD_CPU
CPU0
CPU1
GND_CPU
GND_SDRAM
SDRAM0
SDRAM1
SDRAM2
VDD_SDRAM
SDRAM3
SDRAM4
SDRAM5
GND_SDRAM
SDRAM6
SDRAM7
SDRAM_F
VDD_SDRAM
GND_48MHz
24_48MHz
48MHz/FS0*
VDD_48MHz
VDD_SDRAM
SDRAM8
SDRAM9
GND_SDRAM
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
VDD_APIC
VDD_SDRAM
VDD_PCI
PD#
Note:
1.
Internal 100K pull-up resistors present on inputs marked with *. Design
should not rely solely on internal pull-up resistor to set I/O pins HIGH.
Pin Configuration
[1]
Block Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| CY28317-2 | FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28317ZC-2 | FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28317ZC-2T | GIGATRUE 550 CAT6 MOLDED COMPONENT, RED 10FT |
| CY28317PVC-2 | FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28317PVC-2T | FTG for Mobile VIA PL133T and PLE133T Chipsets |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY28312B-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA⑩ K7 Series Chipset with Programmable Output Frequency |
| CY28312B-2T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA⑩ K7 Series Chipset with Programmable Output Frequency |
| CY28316 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
| CY28316_02 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA PL133T and PLE133T |
| CY28316PVC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA PL133T and PLE133T |
發布緊急采購，3分鐘左右您將得到回復。