欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： CY28317ZC-2
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： XO, clock
英文描述： FTG for Mobile VIA PL133T and PLE133T Chipsets
中文描述： 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝： 6 X 12 MM, TSSOP-48
文件頁(yè)數(shù)： 1/21頁(yè)
文件大小： 172K
代理商： CY28317ZC-2
FTG for Mobile VIA PL133T and PLE133T Chipsets
CY28317-2
Cypress Semiconductor Corporation
Document #: 38-07094 Rev. *B
3901 North First Street
San Jose
CA 95134
Revised December 26, 2002
408-943-2600
17-2
Features
Single-chip system frequency synthesizer for mobile
VIA PL133T and PLE133T chipsets
Programmable clock output frequency with less than
1 MHz increment
Integrated fail-safe Watchdog Timer for system
recovery
Automatic switch to HW-selected or SW-programmed
clock frequency when Watchdog Timer time-out occurs
System RESET generation capability after a Watchdog
Timer time-out occurs or a change in output frequency
via SMBus interface
Support SMBus byte Read/Write and block Read/ Write
operations to simplify system BIOS development
Vendor ID and Revision ID support
Programmable drive strength for SDRAM and PCI
output clocks
Programmable output skew for CPU, PCI and SDRAM
Maximized EMI Suppression using Cypress’s Spread
Spectrum technology
Available in 48-pin SSOP and TSSOP packages
Key Specifications
CPU to CPU Output Skew:..........................................175 ps
PCI to PCI Output Skew:.............................................500 ps
Block Diagram
Pin Configuration
Note:
1.
Signals marked with
‘
*
’
have internal pull-up resistors.
[1]
VDD_REF
REF0
REF1/FS2*
PCI0_F/FS4*
PCI1/FS3*
OSC
PLL Ref Freq
PLL 1
X2
X1
VDD_PCI
PCI2:6
48MHz/FS0*
VDD_SDRAM
PLL2
÷
2,3,4
VTT_PWRGD#
PCI_STOP#
CPU_STOP#
VDD_48MHz
SMBus
Logic
SDATA
SCLK
SDRAM0:6
SDRAMIN
7
CPU0:1, CPUT, CPUC
÷
2
GND_CPU
*FS2/REF1
REF0
VTT_PWRGD#
GND_REF
X1
X2
VDD_PCI
*FS4/PCI0_F
*FS3/PCI1
GND_PCI
PCI2
PCI3
PCI4
PCI5
PCI6
SDRAMIN
*CPU_STOP#
*PCI_STOP#
*PD#
*MULT_SEL
GND_48MHz
SDATA
C
CPU0
CPU1
VDD_CPU_2.5
VDD_CPU_3.3
CPUT
CPUC
GND_CPU
RST#
IREF
SDRAM6
GND_SDRAM
SDRAM0
SDRAM1
VDD_SDRAM
SDRAM2
SDRAM3
GND_SDRAM
SDRAM4
SDRAM5
VDD_SDRAM
VDD_48MHz
48MHz/FS0*
24_48MHz/FS1*
SCLK
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Logic
Reset
RST#
IREF
MULT_SEL
PD#
相關(guān)PDF資料
PDF描述
CY28317ZC-2T GIGATRUE 550 CAT6 MOLDED COMPONENT, RED 10FT
CY28317PVC-2 FTG for Mobile VIA PL133T and PLE133T Chipsets
CY28317PVC-2T FTG for Mobile VIA PL133T and PLE133T Chipsets
CY28322-2 133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs
CY28322ZC-2 133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28317ZC-2T 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets
CY28322 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers
CY28322-2 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs
CY28322ZC-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY28322ZC-2T 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 德令哈市| 甘谷县| 灯塔市| 肥乡县| 西充县| 讷河市| 永城市| 杭锦旗| 南汇区| 常宁市| 三门峡市| 恩施市| 宁远县| 宁国市| 手游| 晴隆县| 襄樊市| 宣化县| 视频| 化州市| 铜陵市| 清原| 石阡县| 通城县| 余江县| 清镇市| 资中县| 商南县| 新晃| 汝南县| 武汉市| 宁南县| 桂东县| 贞丰县| 河源市| 丘北县| 育儿| 大姚县| 富裕县| 永泰县| 搜索|