欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K100EFC256-3
廠商: Altera
文件頁數: 20/100頁
文件大小: 0K
描述: IC FLEX 10KE FPGA 100K 256-FBGA
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 90
系列: FLEX-10KE®
LAB/CLB數: 624
邏輯元件/單元數: 4992
RAM 位總計: 49152
輸入/輸出數: 191
門數: 257000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 256-BGA
供應商設備封裝: 256-FBGA(17x17)
其它名稱: 544-2192
26
Altera Corporation
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
Asynchronous Clear
The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this
mode, the preset signal is tied to VCC to deactivate it.
Asynchronous Preset
An asynchronous preset is implemented as an asynchronous load, or with
an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1
asynchronously loads a one into the register. Alternatively, the Altera
software can provide preset control by using the clear and inverting the
input and output of the register. Inversion control is available for the
inputs to both LEs and IOEs. Therefore, if a register is preset by only one
of the two LABCTRL signals, the DATA3 input is not needed and can be
used for one of the LE operating modes.
Asynchronous Preset & Clear
When implementing asynchronous clear and preset, LABCTRL1 controls
the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that
asserting LABCTRL1 asynchronously loads a one into the register,
effectively presetting the register. Asserting LABCTRL2 clears the register.
Asynchronous Load with Clear
When implementing an asynchronous load in conjunction with the clear,
LABCTRL1
implements the asynchronous load of DATA3 by controlling
the register preset and clear. LABCTRL2 implements the clear by
controlling the register clear; LABCTRL2 does not have to feed the preset
circuits.
Asynchronous Load with Preset
When implementing an asynchronous load in conjunction with preset, the
Altera software provides preset control by using the clear and inverting
the input and output of the register. Asserting LABCTRL2 presets the
register, while asserting LABCTRL1 loads the register. The Altera software
inverts the signal that drives DATA3 to account for the inversion of the
register’s output.
Asynchronous Load without Preset or Clear
When implementing an asynchronous load without preset or clear,
LABCTRL1
implements the asynchronous load of DATA3 by controlling
the register preset and clear.
相關PDF資料
PDF描述
EBC12DCMN CONN EDGECARD 24POS .100 WW
DS1821T IC THERMOMETER/STAT PROG TO-220
EBC12DCMH CONN EDGECARD 24POS .100 WW
DS1620S-D1 IC THERMOMETER/STAT DIG 8-SOIC
EBC12DCMD CONN EDGECARD 24POS .100 WW
相關代理商/技術參數
參數描述
EPF10K100EFC256-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EFC256-3N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 624 LABs 191 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K100EFC484-1 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 624 LABs 338 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K100EFC484-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100EFC484-1N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 624 LABs 338 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 武功县| 兰州市| 黔南| 土默特左旗| 开原市| 额敏县| 哈巴河县| 宜川县| 安阳市| 湖北省| 木里| 资源县| 定日县| 永城市| 师宗县| 即墨市| 天镇县| 旬邑县| 务川| 精河县| 永顺县| 福鼎市| 东安县| 绥滨县| 历史| 井研县| 肇庆市| 金寨县| 房产| 安阳县| 卓资县| 津南区| 璧山县| 日照市| 万源市| 克什克腾旗| 石嘴山市| 神农架林区| 临泽县| 乃东县| 苗栗县|