欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS1559
廠商: Gennum Corporation
英文描述: GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver
中文描述: GS1559的HD - LINX進程,商標第二多速率解串器與環通電纜驅動器
文件頁數: 13/74頁
文件大小: 686K
代理商: GS1559
GS1559 Data Sheet
30572 - 4
July 2005
13 of 74
G8
FIFO_LD
Synchronous
with PCLK
Output
CONTROL SIGNAL OUTPUT
Signal levels are LVCMOS/LVTTL compatible.
Used as a control signal for external FIFO(s).
Normally HIGH but will go LOW for one PCLK period at SAV.
H2
TERM2
Analog
Input
Termination for serial digital input 2. AC couple to PDBUFF_GND.
H4
CS_TMS
Synchronous
with
SCLK_TCK
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Chip Select / Test Mode Select
Host Mode (JTAG/HOST = LOW)
CS_TMS operates as the host interface chip select,
CS
,
and is active
LOW.
JTAG Test Mode (JTAG/HOST = HIGH)
CS_TMS operates as the JTAG test mode select, TMS, and is active
HIGH.
NOTE: If the host interface is not being used, tie this pin HIGH.
H5
SCLK_TCK
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Serial Data Clock / Test Clock.
Host Mode (JTAG/HOST = LOW)
SCLK_TCK operates as the host interface burst clock, SCLK. Command
and data read/write words are clocked into the device synchronously with
this clock.
JTAG Test Mode (JTAG/HOST = HIGH)
SCLK_TCK operates as the JTAG test clock, TCK.
NOTE: If the host interface is not being used, tie this pin HIGH.
H6
SDOUT_TDO
Synchronous
with
SCLK_TCK
Output
CONTROL SIGNAL OUTPUT
Signal levels are LVCMOS/LVTTL compatible.
Serial Data Output / Test Data Output
Host Mode (JTAG/HOST = LOW)
SDOUT_TDO operates as the host interface serial output, SDOUT, used
to read status and configuration information from the internal registers of
the device.
JTAG Test Mode (JTAG/HOST = HIGH)
SDOUT_TDO operates as the JTAG test data output, TDO.
H7
DATA_ERROR
Synchronous
with PCLK
Output
STATUS SIGNAL OUTPUT
Signal levels are LVCMOS/LVTTL compatible.
The DATA_ERROR signal will be LOW when an error within the received
data stream has been detected by the device. This pin is a logical 'OR'ing
of all detectable errors listed in the internal ERROR_STATUS register.
Once an error is detected, DATA_ERROR will remain LOW until the start
of the next video frame / field, or until the ERROR_STATUS register is
read via the host interface.
The DATA_ERROR signal will be HIGH when the received data stream
has been detected without error.
NOTE:
It is possible to program which error conditions are monitored by
the device by setting appropriate bits of the ERROR_MASK register HIGH.
All error conditions are detected by default.
Table 1-1: Pin Descriptions (Continued)
Pin
Number
Name
Timing
Type
Description
相關PDF資料
PDF描述
GS1559-CB GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver
GS1559-CBE2 GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver
GS2905 500mA CMOS LDO Voltage Regulator
GS2905X15 500mA CMOS LDO Voltage Regulator
GS2905X18 500mA CMOS LDO Voltage Regulator
相關代理商/技術參數
參數描述
GS1559_08 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Multi-Rate Deserializer with Loop-Through Cable Driver
GS1559-CB 制造商:Semtech Corporation 功能描述: 制造商:Semtech Corporation 功能描述:HD/SD/ASI Receiver
GS1559CBE2 制造商:Gennum Corporation 功能描述:DESERIALISER HD/SDI/ASI W/DRV 100BGA 制造商:Gennum Corporation 功能描述:DESERIALISER, HD/SDI/ASI, W/DRV, 100BGA
GS1559-CBE2 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器,解串行器 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 功能:解串器 數據速率:2.5Gbps 輸入類型:串行 輸出類型:并聯 輸入數:- 輸出數:24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應商設備封裝:64-TQFP-EP(10x10) 包裝:管件
GS1560 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator
主站蜘蛛池模板: 盘锦市| 略阳县| 德昌县| 奉化市| 博白县| 东山县| 渝中区| 内乡县| 乐安县| 德兴市| 当雄县| 名山县| 竹山县| 麻栗坡县| 乌兰浩特市| 松江区| 宝应县| 临西县| 冕宁县| 铁岭市| 上栗县| 泸溪县| 通河县| 平塘县| 五常市| 崇左市| 高台县| 林西县| 东山县| 西丰县| 应用必备| 乐昌市| 兴城市| 敦煌市| 北流市| 三门峡市| 荣昌县| 崇左市| 天祝| 三台县| 溧阳市|