- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385345 > GTL1655DGG (NXP Semiconductors N.V.) 16-bit LVTTL-to-GTL-GTL+ bus transceiver with live insertion PDF資料下載
參數(shù)資料
| 型號(hào)： | GTL1655DGG |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類(lèi)： | 電壓/頻率轉(zhuǎn)換 |
| 英文描述： | 16-bit LVTTL-to-GTL-GTL+ bus transceiver with live insertion |
| 封裝： | GTL1655DGG<SOT646-1 (TSSOP64)|<<http://www.nxp.com/packages/SOT646-1.html<1<week 3, 2006,;GTL1655DGG<SOT646-1 (TSSOP64)|<<http://www.nxp.com/packages/SOT646-1.html<1&l |
| 文件頁(yè)數(shù)： | 1/23頁(yè) |
| 文件大小： | 127K |
| 代理商： | GTL1655DGG |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
GTL1655
16-bit LVTTL-to-GTL/GTL+ bus transceiver with live insertion
Rev. 01 — 11 May 2004
Product data
1.
Description
The GTL1655 is a 16-bit bus transceiver that incorporates HIGH-drive
LOW-output-impedance (100 mA/12
) with LVTTL-to-GTL/GTL+ and
GTL/GTL+-to-LVTTL logic level translation.
The device is configured as two 8-bit transceivers that share a common clock and a
master output enable pin, but also have individual latch timing and output enable
signals. D-type flip-flops and D-type latches enable three modes of data transfer;
Clocked, Latched, or Transparent. The GTL1655 provides the ideal interface between
cards operating at LVTTL levels and backplanes using GTL/GTL+ signal levels. The
combination of reduced output swing, reduced input threshold levels and configurable
edge control provides the higher speed operation of GTL/GTL+ backplanes.
The GTL1655 can be used at GTL (V
TT
= 1.2 V, V
REF
= 0.8 V) or GTL+ (V
TT
= 1.5 V,
V
REF
= 1.0 V) signalling levels. Port A and the control inputs are compliant with
LVTTL signal levels and are 5 V tolerant. Port B is designed to operate at GTL or
GTL+ signal levels, with V
REF
providing the reference voltage input.
The latch enable pins (nLEAB and nLEBA), the output enable pins (nOEAB, nOEBA)
and the clock pin (CP) are used to control the data flow through the two 8-bit
transceivers (n = 1 or 2). When nLEAB is set HIGH, the device will operate in the
transparent mode Port A to Port B. HIGH-to-LOW transitions of nLEAB will latch A
data independently of CP HIGH or LOW (latched mode). LOW-to-HIGH transitions of
CP will clock A data to the B port if nLEAB is LOW (clocked mode). Using the control
pins nLEBA, nOEBA and CP in the same way, data flow from Port B to Port A can be
controlled. The OE pin can be used to disable all of the I/O pins.
To optimize signal integrity, the GTL1655 features an adjustable edge rate control
(V
ERC
). By adjusting V
ERC
between GND and V
CC
, a designer can adjust the Port B
edge rate to suit an application’s load conditions.
The GTL1655 permits true live insertion capability by incorporating:
BIAS V
CC
, to pre-charge outputs and avoid disturbing active data during card
insertion.
I
off
to disable current flow through powered-off I/Os.
Power-up 3-state, which ensures outputs are high-impedance during power-up,
thus preventing bus contention issues. Once V
CC
is above 1.5 V, the power-up
3-state circuit relinquishes control of the outputs to the OE pin. To ensure the
outputs remain 3-state, the OE pin should be tied to V
CC
via a pull-up resistor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GTL2000DL | 22-bit bi-directional low voltage translator |
| GTL2000DGG | 22-bit bi-directional low voltage translator |
| GTL2002D | 2-bit bidirectional low voltage translator |
| GTL2002DP | 2-bit bidirectional low voltage translator |
| GTL2002DC | 2-bit bidirectional low voltage translator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GTL1655DGG,512 | 功能描述:總線收發(fā)器 16-BIT LVTTL TO GTL RoHS:否 制造商:Fairchild Semiconductor 邏輯類(lèi)型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類(lèi)型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| GTL1655DGG,518 | 功能描述:總線收發(fā)器 16-BIT LVTTL TO GTL RoHS:否 制造商:Fairchild Semiconductor 邏輯類(lèi)型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類(lèi)型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| GTL1655DGG-T | 功能描述:總線收發(fā)器 16-BIT LVTTL TO GTL UBT (3-S) RoHS:否 制造商:Fairchild Semiconductor 邏輯類(lèi)型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類(lèi)型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| GTL16612 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:18-bit GTL/GTL+ to LVTTL/TTL bidirectional universal translator (3-State) |
| GTL16612DG | 功能描述:總線收發(fā)器 18-BIT GTL/GTL + TO LVTTL/TTL RoHS:否 制造商:Fairchild Semiconductor 邏輯類(lèi)型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類(lèi)型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。