- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385388 > HMP8191 (Intersil Corporation) NTSC/PAL Video Encoder PDF資料下載
參數(shù)資料
| 型號(hào)： | HMP8191 |
| 廠(chǎng)商： | Intersil Corporation |
| 英文描述： | NTSC/PAL Video Encoder |
| 中文描述： | NTSC / PAL視頻編碼器 |
| 文件頁(yè)數(shù)： | 17/32頁(yè) |
| 文件大?。?/td> | 227K |
| 代理商： | HMP8191 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
17
1
WSS
Line 283
Write Status
0 = WSS_283A and WSS_283B data registers contain unused data
1 = Data has been output, host processor may now write to the registers
1
B
0
Reserved
0
B
TABLE 20. HOST CONTROL REGISTER 1 (Continued)
SUB ADDRESS = 0E
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
TABLE 21. HOST CONTROL REGISTER 2
SUB ADDRESS = 0F
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7
Software Reset
Setting this bit to “1” initiates a software reset. It is automatically reset to a “0” after the reset
sequence is complete.
0
B
6
General
Power Down
This bit powers down all DAC outputs and most of the digital circuitry.
0 = Normal operation
1 = Power down mode
0
B
5
Power Down
NTSC/PAL 1
Output DAC
This bit powers down only the NTSC/PAL 1 DAC output.
0 = Normal operation
1 = Power down mode
0
B
4
Reserved
0
B
3
Power Down
Y Output DAC
This bit powers down only the Y DAC output.
0 = Normal operation
1 = Power down mode
0
B
2
Power Down
C Output DAC
This bit powers down only the C DAC output.
0 = Normal operation
1 = Power down mode
0
B
1-0
Reserved
00
B
TABLE 22. CLOSED CAPTION_21A DATA REGISTER
SUB ADDRESS = 10
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Line 21 Caption
LSB Data
This register is cascaded with the closed caption_21B data register and they are read out se-
rially as 16 bits during line 18, 21, or 22 if line 21 captioning is enabled. Bit D0 of the 21A data
register is shifted out first.
80
H
TABLE 23. CLOSED CAPTION_21B DATA REGISTER
SUB ADDRESS = 11
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Line 21 Caption
MSB Data
This register is cascaded with the closed caption_21A data register and they are read out se-
rially as 16 bits during line 18, 21, or 22 if line 21 captioning is enabled. Bit D0 of the 21A data
register is shifted out first.
80
H
HMP8190, HMP8191
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMP8191CN | NTSC/PAL Video Encoder |
| HMPS650 | NPN SILICON TRANSISTOR |
| HMPSH10 | NPN EPITAXIAL PLANAR TRANSISTOR |
| HMS77C1000A | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS77C1001A | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMP8191CN | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:NTSC/PAL Video Encoder |
| HMP8201CN | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Compression/Expansion Circuit |
| HMP820SGR32GM | 制造商:Advanced Micro Devices 功能描述:PHENOM II MOBILE X3 P820 25W S1G4 - Trays |
| HMP9701 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:AC’97 Audio Codec |
| HMP9701A | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:AC’97 Audio Codec |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。