欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: HY27UA1G1M
廠商: Hynix Semiconductor Inc.
英文描述: 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
中文描述: 1Gbit的(128Mx8bit / 64Mx16bit)NAND閃存
文件頁數: 9/43頁
文件大小: 729K
代理商: HY27UA1G1M
Rev 0.5 / Oct. 2004
9
HY27UA(08/16)1G1M Series
HY27SA(08/16)1G1M Series
1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
Ready/Busy (RB)
The Ready/Busy output, RB, is an open-drain output that can be used to identify if the Program/ Erase/ Read (PER)
Controller is currently active.
When Ready/Busy is Low, V
OL
, a read, program or erase operation is in progress. When the operation completes
Ready/Busy goes High, V
OH
.
The use of an open-drain output allows the Ready/ Busy pins from several memories to be connected to a single pull-
up resistor. A Low will then indicate that one, or more, of the memories is busy.
Refer to the Ready/Busy Signal Electrical Characteristics section for details on how to calculate the value of the pull-up
resistor.
V
CC
Supply Voltage
V
CC
provides the power supply to the internal core of the memory device. It is the main power supply for all operations
(read,program and erase).
An internal voltage detector disables all functions whenever V
CC
is below 2.5V (for 3V devices) or 1.5V (for 1.8V
devices) to protect the device from any involuntary program/erase during power-transitions.
Each device in a system should have V
CC
decoupled with a 0.1uF capacitor. The PCB track widths should be sufficient
to carry the required program and erase currents
V
SS
Ground
Ground, V
SS
, is the reference for the power supply. It must be connected to the system ground.
BUS OPERATIONS
There are six standard bus operations that control the memory. Each of these is described in this section, see Tables 2,
Bus Operations, for a summary.
Command Input
Command Input bus operations are used to give commands to the memory. Command are accepted when Chip Enable
is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the
rising edge of the Write Enable signal.
Only I/O
0
to I/O
7
are used to input commands. See Figure 21 and Table 14 for details of the timings requirements.
Address Input
Address Input bus operations are used to input the memory address. Four bus cycles are required to input the
addresses for the 512Mb devices (refer to Tables 3 and 4, Address Insertion). The addresses are accepted when Chip
Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched
on the rising edge of the Write Enable signal. Only I/O
0
to I/O
7
are used to input addresses.
See Figure 22 and Table 14 for details of the timings requirements.
Data Input
Data Input bus operations are used to input the data to be programmed.
Data is accepted only when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low and Read
Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using
the Write Enable signal.
See Figure 23 and Tables 14 and 15 for details of the timings requirements.
相關PDF資料
PDF描述
HY27UAxxx 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27SS08561M 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash
HY27SS561M 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash
HY27US16561M 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash
HY27US561M 256Mbit (32Mx8bit / 16Mx16bit) NAND Flash
相關代理商/技術參數
參數描述
HY27UAXXX 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27UF081G2A 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
HY27UF081G2A-C 制造商:SK Hynix Inc 功能描述:
HY27UF081G2A-F(P) 制造商:SK Hynix Inc 功能描述:
HY27UF081G2A-S(P) 制造商:SK Hynix Inc 功能描述:
主站蜘蛛池模板: 京山县| 临潭县| 沙坪坝区| 城市| 株洲县| 滁州市| 若羌县| 佳木斯市| 湖口县| 龙江县| 江达县| 百色市| 丹寨县| 犍为县| 高尔夫| 五指山市| 从江县| 尼勒克县| 山西省| 浦县| 新巴尔虎左旗| 县级市| 南澳县| 车致| 沂源县| 红河县| 易门县| 沂南县| 营口市| 长宁区| 来宾市| 扶余县| 杭锦后旗| 古蔺县| 丹寨县| 阿鲁科尔沁旗| 莱州市| 肇州县| 枝江市| 南通市| 凌海市|