
L64005 MPEG-2 Audio/Video Decoder Technical Manual
3-3
Final Rev F
Copyright 1996 by LSI Logic Corporation. All rights reserved.
request and acknowledge pins. When operating with a system stream,
only one channel, the audio channel, is used. The device accepts MPEG
data from either a parallel or a serial stream. These modes are referred
to as parallel stream mode and serial stream mode.
The EPS bit in the Group 5 Control Register 0 selects either the serial
for details. The channel data is corrupted if the user switches modes dur-
ing normal operation.
A[2:0]
Address
Input
The address lines directly select one of eight internal reg-
ister banks.
AS
Address Strobe
Input
AS latches the address on the A[2:0] bus on the falling
edge.When transferring coded channel data to the
device, AS and the value on the Address bus are ignored.
VVALID and AVALID are used to indicate the target chan-
nel address.
CS
Chip Select
Input
CS is an active LOW chip select strobe input. During a
read cycle, CS must be LOW to access the on-chip data
registers. When CS is LOW, AVALID and VVALID must
be HIGH if they are used in parallel channel mode. The
controller can latch the data from the L64005 with the ris-
ing edge of CS. During a write cycle, CS must be
asserted LOW prior to data becoming valid from the con-
troller to the L64005. After the data has met the minimum
setup time, CS is deasserted HIGH to strobe the data
into the L64005. This signal should remain deasserted
HIGH during a parallel channel write.
D[7:0]
Host Data Bus
Bidirectional
The host uses the D[7:0] bidirectional data bus to pro-
gram the L64005 and access its internal state during
decoding. It is also used for parallel transfers of coded
MPEG data to the device.
INTR
Interrupt
Open Drain Output
INTR generates an interrupt to the host CPU. A pull-up
resistor is required for this signal.