- 您現在的位置：買賣IC網 > PDF目錄30712 > L64020XQC (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PQFP160 PDF資料下載
參數資料
| 型號： | L64020XQC |
| 廠商： | LSI CORP |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數： | 3/32頁 |
| 文件大小： | 370K |
| 代理商： | L64020XQC |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
L64020 Single Chip DVD Decoder
11
The L64020 has six major interfaces; host, channel, memory, video,
audio, and miscellaneous and test.
Host Interface
BUSMODE
Host Controller Select Pin
Input
This pin must be tied to VSS if the host CPU is an Intel
processor or to VDD if it is a Motorola processor. The
Intel processor uses two separate pins, READn and
WRITEn, for read and write transfers. The Motorola
processor uses a single read/write signal, READ.
CSn
Chip Select
Input
This active-LOW signal indicates an attempt by an
external host CPU to access the L64020 either for a read
or a write bus cycle. CSn must be asserted for the entire
read/write cycle and may be held LOW for more than one
bus transaction.
A[8:0]
Address
Input
Nine-bit address input selects one of 512 internal
registers. The address value on these lines is latched on
the falling edge of READn in a read cycle and on the
falling edge of WRITEn in a write cycle in Intel mode.
Motorola mode uses a separate address strobe, ASn.
ASn
Address Strobe
Input
Active-LOW address strobe input. This signal is used in
Motorola mode to latch the address.
D[7:0]
Host Data Bus
Bidirectional
The host uses the D[7:0] bidirectional data bus to
program the L64020 and access status and bitstream
information during operation. During a read bus cycle,
D[7:0] carries valid information from an internal L64020
register. DTACKn/RDYn or WAITn indicate when the data
on the bus is valid. In write cycles, the data is latched by
the L64020 on the rising edge of DSn/WRITEn.
DSn/WRITEn Data Strobe/Write Strobe
Input
DSn - Motorola Mode
DSn indicates when the host strobes the data in or out of
the L64020. Read transactions start when DSn, CSn, and
ASn are all LOW. During a write cycle, the L64020
latches the data on the bus on the rising edge of DSn.
相關PDF資料 |
PDF描述 |
|---|---|
| L64020XBC | SPECIALTY CONSUMER CIRCUIT, PQFP176 |
| L64021HG | SPECIALTY CONSUMER CIRCUIT, PBGA208 |
| L64021MS | SPECIALTY CONSUMER CIRCUIT, PQFP176 |
| L64021PZ | SPECIALTY CONSUMER CIRCUIT, PQFP160 |
| L64118 | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| L6402MH10RI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:128 Megabit (4 M x 32-Bit/8 M x 16-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with Versatile I/O⑩ Control |
| L6402ML11RI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:128 Megabit (4 M x 32-Bit/8 M x 16-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with Versatile I/O⑩ Control |
| L64032AGC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier/Accumulator |
| L64032AGCC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier/Accumulator |
| L64032AGM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multiplier/Accumulator |
發布緊急采購，3分鐘左右您將得到回復。