Figure 2-31. Tristate Register Block Control Logic Block The control logic block allows the s" />

欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號： LFEC15E-3FN484C
廠商： Lattice Semiconductor Corporation
文件頁數： 86/163頁
文件大小： 0K
描述： IC FPGA 10.2KLUTS 288I/O 484-BGA
標準包裝： 60
系列： EC
邏輯元件/單元數： 15400
RAM 位總計： 358400
輸入/輸出數： 352
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 484-BBGA
供應商設備封裝： 484-FPBGA（23x23）
其它名稱： 220-1231
2-26
Architecture
LatticeECP/EC Family Data Sheet
Figure 2-31. Tristate Register Block
Control Logic Block
The control logic block allows the selection and modification of control signals for use in the PIO block. A clock is
selected from one of the clock signals provided from the general purpose routing and a DQS signal provided from
the programmable DQS pin. The clock can optionally be inverted.
The clock enable and local reset signals are selected from the routing and optionally inverted. The global tristate
signal is passed through this block.
DDR Memory Support
Implementing high performance DDR memory interfaces requires dedicated DDR register structures in the input
(for read operations) and in the output (for write operations). As indicated in the PIO Logic section, the LatticeEC
devices provide this capability. In addition to these registers, the LatticeEC devices contain two elements to simplify
the design of input structures for read operations: the DQS delay block and polarity control logic.
DLL Calibrated DQS Delay Block
Source Synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at
the input register. For most interfaces a PLL is used for this adjustment. However in DDR memories the clock
(referred to as DQS) is not free running so this approach cannot be used. The DQS Delay block provides the
required clock alignment for DDR memory interfaces.
The DQS signal (selected PIOs only) feeds from the PAD through a DQS delay element to a dedicated DQS routing
resource. The DQS signal also feeds polarity control logic, which controls the polarity of the clock to the sync regis-
ters in the input register blocks. Figures 2-32 and 2-33 show how the DQS transition signals are routed to the PIOs.
The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration
(6-bit bus) signals from two DLLs on opposite sides of the device. Each DLL compensates DQS Delays in its half of
the device as shown in Figure 2-33. The DLL loop is compensated for temperature, voltage and process variations
by the system clock and feedback loop.
D
LE*
Q
D
Q
D-Type
ONEG1
CLK1
Programmed
Control
TO
Latch
*Latch is transparent when input is low.
OPOS1
OUTDDN
/LATCH
0
1
0
1
From
Routing
To sysIO
Buffer
TD
相關PDF資料
PDF描述
REC3-1215DRW/H2/A CONV DC/DC 3W 9-18VIN +/-15VOUT
DAPV15P565GTXLF CONN DSUB PLUG 15POS R/A PCB
AIML-0603-100K-T INDUCTOR MULTILAYER 10000NH 0603
VE-B2W-CY-S CONVERTER MOD DC/DC 5.5V 50W
REC3-1212DRW/H2/C CONV DC/DC 3W 9-18VIN +/-12VOUT
相關代理商/技術參數
參數描述
LFEC15E-3FN484I 功能描述:FPGA - 現場可編程門陣列 15.4K LUTs 352 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC15E-3FN672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-3FN672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-3Q208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-3Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
發布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*
主站蜘蛛池模板： 象州县| 平罗县| 阳高县| 桐柏县| 丰顺县| 花莲市| 鄂伦春自治旗| 怀集县| 神池县| 嘉义县| 连江县| 仪征市| 崇礼县| 唐河县| 吉林省| 新丰县| 浦北县| 肇东市| 汶川县| 中山市| 筠连县| 革吉县| 康平县| 盐边县| 雷州市| 平舆县| 武清区| 刚察县| 武乡县| 道孚县| 全州县| 邵东县| 潼南县| 杂多县| 塔城市| 星子县| 乌兰察布市| 亳州市| 平顶山市| 吴忠市| 荣成市|