欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: Q67100-H3260
廠商: SIEMENS AG
英文描述: NONVOLATILE MEMORY 8-KBIT EPROM WITH IC BUS INTERFACE
中文描述: 非易失性內存8千比特存儲器總線接口帶IC
文件頁數: 7/53頁
文件大小: 418K
代理商: Q67100-H3260
HYB 39S64400/800/160BT(L)
64-MBit Synchronous DRAM
Data Book
7
12.99
Signal Pin Description
Pin
Type
Signal Polarity Function
CLK
Input
Pulse
Positive
Edge
The System Clock Input. All of the SDRAM inputs are
sampled on the rising edge of the clock.
CKE
Input
Level
Active
High
Activates the CLK signal when high and deactivates the
CLK signal when low, thereby initiates either the Power
Down mode, Suspend mode, or the Self Refresh mode.
CS
Input
Pulse
Active
Low
CS enables the command decoder when low and disables
the command decoder when high. When the command
decoder is disabled, new commands are ignored but
previous operations continue.
RAS
CAS
WE
Input
Pulse
Active
Low
When sampled at the positive rising edge of the clock,
CAS, RAS, and WE define the command to be executed by
the SDRAM.
A0 - A11
Input
Level
During a Bank Activate command cycle, A0 - A11 define
the row address (RA0 - RA11) when sampled at the rising
clock edge.
During a Read or Write command cycle, A0-An define the
column address (CA0 - CAn) when sampled at the rising
clock edge.CAn depends from the SDRAM organization:
16M
×
4 SDRAM CAn = CA9
8M
×
8 SDRAM
CAn = CA8
4M
×
16 SDRAM CAn = CA7
(Page Length = 1024 bits)
(Page Length = 512 bits)
(Page Length = 256 bits)
In addition to the column address, A10 (= AP) is used to
invoke autoprecharge operation at the end of the burst read
or write cycle. If A10 is high, autoprecharge is selected and
BA0, BA1 defines the bank to be precharged. If A10 is low,
autoprecharge is disabled.
During a Precharge command cycle, A10 (= AP) is used in
conjunction with BA0 and BA1 to control which bank(s) to
precharge. If A10 is high, all four banks will be precharged
regardless of the state of BA0 and BA1. If A10 is low, then
BA0 and BA1 are used to define which bank to precharge.
BA0, BA1 Input
Level
Bank Select Inputs. Selects which bank is to be active.
DQx
Input
Output
Level
Data Input/Output pins operate in the same manner as on
conventional DRAMs.
相關PDF資料
PDF描述
Q67100-H5101 NONVOLATILE MEMORY 8-KBIT EPROM WITH IC BUS INTERFACE
Q67100-Q1019 1M x 36-Bit Dynamic RAM Module (2M x 18-Bit Dynamic RAM Module)
Q67100-Q1030 1M x 4-BIT DYNAMIC RAM LOW POWER 1M x 4-BIT DYNAMIC RAM
Q67100-Q1044 256 K x 4-Bit Dynamic RAM Low Power 256 K x 4-Bit Dynamic RAM
Q67100-Q1049 4M x 4-Bit Dynamic RAM
相關代理商/技術參數
參數描述
Q67100-H3261 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Nonvolatile Memory 2-Kbit E2PROM with I2C Bus Interface with Extended Temperature Range
Q67100-H3262 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Nonvolatile Memory 2-Kbit E2PROM with I2C Bus Interface with Extended Temperature Range
Q67100-H3434 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4 Kbit 512 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3435 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
Q67100-H3492 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
主站蜘蛛池模板: 左贡县| 长治县| 满城县| 长丰县| 洛浦县| 朝阳县| 石家庄市| 二连浩特市| 合水县| 金川县| 漠河县| 黄大仙区| 天津市| 郓城县| 皋兰县| 德钦县| 锦州市| 修水县| 布尔津县| 阿鲁科尔沁旗| 涟水县| 汝城县| 云龙县| 兴隆县| 五华县| 海晏县| 奉贤区| 嘉兴市| 建湖县| 文安县| 新巴尔虎左旗| 莱芜市| 张家界市| 桃源县| 庆元县| 黔南| 鄯善县| 湘乡市| 和林格尔县| 广汉市| 普兰县|