- 您現在的位置：買賣IC網 > PDF目錄98215 > TFP510PAP (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數資料
| 型號： | TFP510PAP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, 1 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, HTQFP-64 |
| 文件頁數： | 21/27頁 |
| 文件大小： | 383K |
| 代理商： | TFP510PAP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁
TFP510
TI PanelBus DIGITAL TRANSMITTER
SLDS146B JANUARY 2002 REVISED DECEMBER 2002
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
functional block diagram
12-/24-Bit
I/F
Data
Format
Universal Input
T.M.D.S. Transmitter
Serializer
Control
I2C Slave I/F
For DDC
1.8-V Regulators
With Bypass
Capacitors
PLL
TX2
±
TX1
±
TX0
±
TXC
±
TFADJ
IDCK
±
DATA[23:0]
DE
VSYNC
HSYNC
EDGE/HTPLG
MSEN
PD
ISEL/RST
BSEL/SCL
DSEL/SDA
VREF
Encoder
HDCP
Cipher
HDCP
Encryption
MDA/DK2
MCL/DK1
I2C Master I/F
For EEPROM
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
Input Pins
DATA[23:12]
3647
I
The upper 12 bits of the 24-bit pixel bus.
In 24-bit, single-edge input mode (BSEL = high), this bus inputs the top half of the 24-bit pixel bus.
In 12-bit, dual-edge input mode (BSEL = low), these bits are not used to input pixel data. In this mode,
the state of DATA[23:16] is input to the I2C register CFG. This allows 8 bits of user configuration data to
be read by the graphics controller through the I2C interface (see the I2C register descriptions section).
Note: All unused data inputs should be tied to GND or VDD.
DATA[11:0]
5055,
5863
I
The lower 12 bits of the 24-bit pixel bus/12-bit pixel bus input.
In 24-bit, single-edge input mode (BSEL = high), this bus inputs the bottom half of the 24-bit pixel bus.
In 12-bit, dual-edge input mode (BSEL = low), this bus inputs 1/2 a pixel (12 bits) at every latch edge
(both rising and falling) of the clock.
DE
2
I
Data enable. As defined in the DVI 1.0 specification, the DE signal allows the transmitter to encode pixel
data or control data on any given input clock cycle. During active video (DE = high), the transmitter
encodes pixel data, DATA[23:0]. During the blanking interval (DE = low), the transmitter encodes
HSYNC, VSYNC, and CTL[3:1].
相關PDF資料 |
PDF描述 |
|---|---|
| TFP513PAPG4 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TFP513PAP | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TFP6422PAP | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TFP6424PAP | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TFP9431CPAP | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TFP510PAPG4 | 制造商:Texas Instruments 功能描述:PNLBUS DGTL TRANSMITTER 64HTQFP - Rail/Tube |
| TFP513 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TI PANELBUS DIGITAL TRANSMITTER |
| TFP513PAP | 制造商:Texas Instruments 功能描述: |
| TFP513PAPG4 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TI PANELBUS DIGITAL TRANSMITTER |
| TFP5N60 | 制造商:TAK_CHEONG 制造商全稱:Tak Cheong Electronics (Holdings) Co.,Ltd 功能描述:N-Channel Power MOSFET 4.5A, 600V, 2.4Ω |
發布緊急采購，3分鐘左右您將得到回復。