- 您現在的位置：買賣IC網 > PDF目錄98229 > THS8083-95CPZP (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數資料
| 型號： | THS8083-95CPZP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100 |
| 文件頁數： | 10/61頁 |
| 文件大小： | 239K |
| 代理商： | THS8083-95CPZP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
2–4
2.4
Programmable Gain Amplifier (PGA)
Each video channel is passed through a programmable gain amplifier, to provide a full-scale signal to each A/D. The
user can change this gain via register programming. A gain change becomes effective immediately.
The range of the PGA is such that an input ac range from 0.4 Vpp to 1.2 Vpp can be scaled to ADC full scale, by
maximum gain and minimum gain settings respectively.
The PGA is split into a 6-bit coarse gain control and 5-bit fine gain control. Their combination leads to a PGA resolution
of better than 1 LSB on the ADC output code.
The bandwidth of the PGA is by design constant, resulting in a constant analog video input bandwidth.
The coarse PGA, with its 64 settings, covers a 4/3 x to 4x gain change, used for a 0.4 V (0.4 Vpp
× 4 = 1.6 Vpp)
respectively 1.2 Vpp (1.2 Vpp
× 4/3 = 1.6 Vpp) input range swing.
While an amplifier with variable gain implements the coarse PGA, the fine PGA is implemented by slightly changing
the top and bottom reference levels that are also independently controllable for each ADC channel. The fine range,
with its 32 settings, covers a range of 16 LSBs.
The fine and coarse PGA settings can be combined into a single PGA gain formula as follows:
GAIN = (4/3 + C/24)(1 + (F–15)/512)
Where C is the coarse gain setting (0..63) and F the fine gain setting (0..31).
2.5
A/D Converter
The A/D converter is based on the core used in the TLV5580 (single 8-bit 80 MSPS A/D). The switched-capacitor
single-pipeline CMOS architecture combines excellent signal-to-noise characteristics with a very wide 3-dB analog
input bandwidth of typically 500 MHz. The A/D block contains an internal reference voltage generator, providing stable
bottom and top references derived from an internal bandgap reference. The reference voltages are made available
externally. The THS8083 supports ac-coupled input (clamping circuit).
The A/D converter will have no missing codes up to 80 MSPS (THS8083) or 95 MSPS (THS8083-95) if used as
defined in section 5,
Electrical Specification. The sampling clock of the A/D converter is either fed from external or
generated internally by the PLL.
2.6
PLL
The PLL is a fully contained functional block consisting of:
An analog PLL operating at a fixed output frequency of N times the master (crystal) clock frequency;
A digital PLL containing a digital phase-frequency detector (PFD), a discrete time oscillator (DTO), a digital
loop filter, a feedback divider, a programmable clock output divider, and a programmable phase shifter.
2.6.1
Analog PLL
The analog PLL generates a high-frequency internal clock that will be used by the DTO in the digital PLL to derive
the pixel output frequency with programmable phase. The reference signal for this PLL is the master clock frequency
supplied on the XTL1-MCLK terminal.
Two options exist for connecting a master clock:
A crystal can be connected between the XTL1-MCLK and XTL2 terminals. The device provides internal
oscillator circuitry.
A 3.3-V CMOS/TTL clock signal can be connected to XTL1-MCLK from an external oscillator. In this case
XTL2 must be left unconnected.
相關PDF資料 |
PDF描述 |
|---|---|
| THS8083APZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| THS8083APZPG4 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| THS8083CPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| THS8133ACPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| THS8083A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 8 BIT 80 MSPS 3.3V VIDEO AND GRAPHICS |
| THS8083A95 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 8-BIT, 95MSPS, 3.3V VIDEO AND GRAPHICS |
| THS8083A95PZP | 功能描述:視頻模擬/數字化轉換器集成電路 Tr 8B 95MSPS 3.3V Vid & Graphics Dig RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉換器數量:1 ADC 輸入端數量:4 轉換速率:3 Gbps 分辨率:8 bit 結構: 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| THS8083APZP | 功能描述:視頻模擬/數字化轉換器集成電路 Triple 8B 80 MSPS 3.3V YUV/RGB RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉換器數量:1 ADC 輸入端數量:4 轉換速率:3 Gbps 分辨率:8 bit 結構: 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| THS8083APZP | 制造商:Texas Instruments 功能描述:8BIT ADC 80MSPS TRIPLE SMD 8083 |
發布緊急采購，3分鐘左右您將得到回復。