欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: THS8083CPZP
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100
文件頁數: 6/61頁
文件大小: 266K
代理商: THS8083CPZP
1–8
1.7
THS8083 Terminal Functions Order (Continued)
TERMINAL
I/O/B
TYPE
DESCRIPTION
NAME
NO.
I/O/B
TYPE
DESCRIPTION
DIGITAL CONTROL I/O
SCL
3
B
D
Clock for I2C. Although the device is an I2C slave, this signal can be held low by the device to
signal contention, therefore it is flagged bidirectional.
SDA
4
B
D
Serial data for I2C
I2CA
5
I
D
Address select for I2C
0 = LSB of device address 0
1 = LSB of device address 1
EXT_CLP
99
I
D
External clamp timing pulse. Positive polarity required.
HS
1
I
D
Reference clock input for PLL (horizontal sync input). Polarity selectable via I2C register
<HS_POL>. 5 V tolerant input
VS
2
I
D
Vertical sync input. Polarity selectable via I2C register <VS_POL>. 5 V tolerant input
DHS
55
O
D
Display horizontal sync. This output can be generated as either a delayed version of input
HS or as output pulse from the PLL feedback divider. See Display Horizontal Sync section
in Functional Description.
CS/TEST1
78
O
A/D
Composite sync output. This output will produce a 3-V logic-compatible sliced output of
CH1. When present and enabled, CS will carry the composite sync embedded in Ch1. See
Composite Sync Slicer section in Functional Description. For TI internal testing, this pin
can also be configured as a test pin. Leave unconnected when CS output signal is not
used.
LOCK
100
O
D
Lock detect output
0 = unlocked
1 = locked
PFD_FREEZE
98
I
D
Freezes the PLL output frequency by stopping the PFD output (i.e., keeping last increment
to DTO). See section 2.3 Composite Sync Slicer.
0 = updating
1 = frozen
OE
71
I
D
Output enable for data output busses A and B. Data outputs are active only when OE = L
and the corresponding bus is active for the current output formatter mode (register
OFM_CTRL). When data outputs are not active or when DVDD = 0 V, data output is Hi-Z.
The clock outputs are not affected by OE.
0 = enabled
1 = disabled
RESET
76
I
D
General chip reset (active low). The reset is a synchronous reset. Therefore, a master clock on
XTL1–MCLK needs to be present for proper reset.
TEST I/O
CS/TEST1
78
O
A/D
See description for this terminal under DIGITAL CONTROL I/O higher.
TEST2
79
O
A/D
Test mode analog output 2. Leave unconnected for normal use.
SCAN_TEST
77
I
D
Input for scan-path activation:
0 = disabled
1 = enabled.
This pin MUST be tied low for normal operation and is of use for TI internal testing only.
UNUSED PINS
NC
80, 86,
87, 93,
94
I
A
Not connected. Tie to a fixed high or low level on board.
I = input to device: O = output from device B = bidirectional
A = analog pin: D = digital pin
相關PDF資料
PDF描述
THS8133ACPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHPG4 PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133CPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8134BCPHP PARALLEL, 8 BITS INPUT LOADING, 0.005 us SETTLING TIME, 8-BIT DAC, PQFP48
相關代理商/技術參數
參數描述
THS8083EVM 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk
THS8083T 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL
THS8-10R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8133 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
THS8133_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
主站蜘蛛池模板: 竹溪县| 安远县| 法库县| 汉沽区| 沁源县| 苏尼特右旗| 民和| 嵊州市| 武平县| 深圳市| 遂溪县| 竹山县| 岳西县| 诸暨市| 卢湾区| 长治县| 洪雅县| 鸡泽县| 莆田市| 阳高县| 攀枝花市| 安庆市| 枝江市| 酉阳| 桦南县| 牙克石市| 平乐县| 天全县| 新营市| 江达县| 桃园县| 盐津县| 敦煌市| 大荔县| 苍梧县| 曲阳县| 运城市| 清流县| 会东县| 阿尔山市| 巴东县|