- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98229 > THS8200PFPG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | THS8200PFPG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | GREEN, PLASTIC, HTQFP-80 |
| 文件頁(yè)數(shù)： | 9/101頁(yè) |
| 文件大小： | 806K |
| 代理商： | THS8200PFPG4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)
3–3
EIA.770-1 (10:4 video/sync ratio) and EIA.770-2 (7:3 video/sync ratio) compliant analog component video outputs,
and to support nonstandard video timing formats.
In addition or as an alternative to the composite sync inserted on green/luma channel or all analog outputs, output
video timing can be carried via dedicated Hsync/Vsync output signals as well. The position, duration and polarity of
Hsync and Vsync outputs are fully programmable in order to support, for example, the centering of the active video
window within the picture frame.
The DTG also controls the data multiplexer in the DIGMUX block. DIGMUX can be programmed to pass device input
data only on active video lines (inserting DTG-generated blanking level during blanking intervals). Alternatively, the
DTG can pass device input data also during some VBI lines (ancillary data in the input stream is passed transparently
on some VBI lines). Finally, the device can also generate its own ancillary data and insert it into the analog outputs
according to the CGMS data format for the 525P video format.
3.1.6
Clock Generator (CGEN)
The clock generator is an analog delay-locked loop (DLL) based circuit and provides a 2
× clock from the CLKIN input.
The 2
× clock is used by the CDRV block for 2× video interpolation. Some video formats also require a 1/2 rate clock
used for 4:2:2 to 4:4:4 conversion.
3.1.7
Clock Driver (CDRV)
The clock drive block generates all on-chip clocks. Its inputs are control signals from the digital logic, the original
CLKIN, and the 2
× clock from CGEN. Outputs include a half-rate clock, full-rate clock, and a 2× full-rate clock. The
clocks are used for both optional on-chip interpolation processes: 4:2:2 to 4:4:4 interpolation and 1
× to 2× video
oversampling.
3.1.8
I2C Host Interface (I2CSLAVE)
The I2C interface controls and programs the internal I2C registers. The THS8200 I2C interface implementation
supports the fast I2C specification (SCL: 400 kHz) and allows the writing and reading of registers. An auto-increment
addressing feature simplifies block register programming. The I2C interface works without a clock present on CLKIN.
3.1.9
Test Block (TST)
The test block controls all the test functions of the THS8200. In addition to manufacturing test modes, this block
contains several user test modes including a DAC internal ramp generator and a 75% SMPTE video color bar
generator.
3.1.10 D/A Converters (DAC)
THS8200 contains three DACs operating at up to 205 MSPS and with an internal resolution of 11 bits. Each DAC
contains an integrated video sync inserter. The sync(s) is (are) inserted by means of additional current source circuits
either on the green/luma (Y) channel only or on all the DAC output channels, in order to be compliant with both
consumer (EIA, sync-on-G/Y) as well as professional (SMPTE, sync-on-all) standards.
The DAC speed supports all ATSC formats, including 1080P, as well as all PC graphics (VESA) formats up to UXGA
at 75 Hz (202.5 MSPS).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS8210PFP | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| TK10840MCBX | FM, AUDIO DEMODULATOR, PDSO20 |
| TK10840MCMG | FM, AUDIO DEMODULATOR, PDSO20 |
| TK10840MCTL | FM, AUDIO DEMODULATOR, PDSO20 |
| TK10840MCTR | FM, AUDIO DEMODULATOR, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS8-38R-D | 制造商:Thomas & Betts 功能描述:HEAT SHRINK RING 8AWG 3/8 STUD 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8-516R-D | 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8-BS-W | 制造商:Thomas & Betts 功能描述:HEAT SHRINK BUTT SPLICE 8AWG |
| THS9 | 制造商:Apex Tool Group 功能描述:HS-9 9/32 HEX NUTDRIVER |
| THS9000 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:50 MHz to 400 MHz CASCADEABLE AMPLIFIER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。