- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98252 > TLV320A11IPFBG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | TLV320A11IPFBG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | GREEN, PLASTIC, TQFP-48 |
| 文件頁數(shù)： | 19/55頁 |
| 文件大小： | 263K |
| 代理商： | TLV320A11IPFBG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
2–12
2.7.5
Frame-Sync Delayed (FSD) Function, Cascade Mode
In cascade mode, the DSP must be able to identify the master and slaves according to the register map shown in
Appendix A. Each device in the cascade contains a 3-bit cascade register (D15-D13 in the register address) that has
been programmed by the ACD (automatic cascade detection) with an address value equal to its position in the
cascade during the device’s power-up initialization (see Section 2.1.11). The device address of the master is always
equal to the number of slaves in the cascade. For example, in Figure 2–15, D15-D13 of the master will be 011, as
shown in row 4 of Table A-1 (Appendix A). The DSP receives all frame-sync pulses from the master though the
master’s FS. The master FSD is output to the first slave, and the first slave FSD is output to the second slave device,
and so on. Figure 2–15 shows the cascade of 4 TLV320AIC11s in which the closest one to the DSP is the master,
and the rest are slaves. The FSD output of each device is input to the FS terminal of the succeeding device.
Figure 2–16 shows the FSD timing sequence in the cascade.
MCLK
DIN
DOUT
FS
SCLK
MCLK
DIN
DOUT
FS
SCLK
MCLK
DIN
DOUT
FS
SCLK
Slave 2
Slave 1
Slave 0
Master
MCLK
DIN
DOUT
FSD
SCLK
FSD
FS
CLKOUT
DX
DR
FSX
FSR
CLKX
CLKR
TMS320UC54x
DVDD
FSD
M/S
(or Master Clock Source)
DVDD
1 k
Figure 2–15. Cascade Mode Connection (to DSP Interface)
M
32 SCLKs
Master FS
P
S2
P
S1
P
S0
P
M
S
S2
S
Master FSD,
Slave 2 FS
Slave 2 FSD,
Slave 1 FS
Slave 1 FSD,
Slave 0 FS
Slave 0 FSD
(See Note)
32 SCLKs
NOTE: Slave 0 FSD should be left open.
Figure 2–16. Master-Slave Frame-Sync Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC11IPFBG4 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV320AIC13C | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| TLV320AIC13I | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| TLV320AIC14C | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| TLV320AIC14I | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320A20KIPFBRG4 | 功能描述:接口—CODEC 3.3-V 12-Bit Univ Bus Driver RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320A23BIRHDRG4 | 功能描述:接口—CODEC 20-Bit Buffer/Driver With 3-State Outputs RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320A24KIPFBRG4 | 功能描述:接口—CODEC 18-Bit Buffer/Driver With 3-State Outputs RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320A3204IRHBRG4 | 功能描述:接口—CODEC Very Low-Pwr Stereo Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320A3254IRHBRG4 | 功能描述:接口—CODEC Very Low-Pwr Stereo Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。