- 您現在的位置：買賣IC網 > PDF目錄98255 > TLV320DAC3100IRHBR (TEXAS INSTRUMENTS INC) DAC WITH PROGRAMMABLE PLL, PQCC32 PDF資料下載
參數資料
| 型號： | TLV320DAC3100IRHBR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | DAC WITH PROGRAMMABLE PLL, PQCC32 |
| 封裝： | 5 X 5 MM, GREEN, PLASTIC, QFN-32 |
| 文件頁數： | 49/97頁 |
| 文件大小： | 1134K |
| 代理商： | TLV320DAC3100IRHBR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
www.ti.com
SLAS671 – FEBRUARY 2010
5.7
Digital Audio and Control Interface
5.7.1
Digital Audio Interface
Audio data is transferred between the host processor and the TLV320DAC3100 via the digital audio data
serial interface, or audio bus. The audio bus on this device is very flexible, including left- or right-justified
data options, support for I2S or PCM protocols, programmable data-length options, a TDM mode for
multichannel operation, very flexible master/slave configurability for each bus-clock line, and the ability to
communicate directly with multiple devices within a system.
The audio bus of the TLV320DAC3100 can be configured for left- or right-justified, I2S, DSP, or TDM
modes of operation, where communication with standard telephony PCM interfaces is supported within the
TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by
configuring page 0 / register 27, bits D5–D4. In addition, the word clock and bit clock can be
independently configured in either master or slave mode for flexible connectivity to a wide variety of
processors. The word clock is used to define the beginning of a frame, and may be programmed as either
a pulse or a square-wave signal. The frequency of this clock corresponds to the DAC sampling frequency.
The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in master
mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider
in page 0 / register 30 (see Figure 5-20). The number of bit-clock pulses in a frame may need adjustment
to accommodate various word lengths, as well as to support the case when multiple TLV320DAC3101s
may share the same audio bus.
The TLV320DAC3101 also includes a feature to offset the position of start-of-data-transfer with respect to
the word clock. This offset can be controlled in terms of number of bit clocks and can be programmed in
page 0 / register 28.
The TLV320DAC3101 also has the feature of inverting the polarity of the bit clock used for transferring the
audio data as compared to the default clock polarity used. This feature can be used independently of the
mode of audio interface chosen. This can be configured via page 0 / register 29, bit D3.
By default, when the word clocks and bit clocks are generated by the TLV320DAC3101, these clocks are
active only when the DAC is powered up within the device. This is done to save power. However, it also
supports a feature whereby both the word clocks and bit clocks can be active even when the codec in the
device is powered down. This is useful when using the TDM mode with multiple codecs on the same bus,
or when word clocks or bit clocks are used in the system as general-purpose clocks.
5.7.1.1
Right-Justified Mode
The audio interface of the TLV320DAC3101 can be put into the right-justified mode by programming
page 0 / register 27, bits D7–D6 = 10. In right-justified mode, the LSB of the left channel is valid on the
rising edge of the bit clock preceding the falling edge of the word clock. Similarly, the LSB of the right
channel is valid on the rising edge of the bit clock preceding the rising edge of the word clock.
Copyright 2010, Texas Instruments Incorporated
APPLICATION INFORMATION
53
Product Folder Link(s): TLV320DAC3100
相關PDF資料 |
PDF描述 |
|---|---|
| TLV320DAC3100IRHBT | DAC WITH PROGRAMMABLE PLL, PQCC32 |
| TLV320DAC3101IRHBT | DAC WITH PROGRAMMABLE PLL, PQCC32 |
| TLV320DAC3101IRHBR | DAC WITH PROGRAMMABLE PLL, PQCC32 |
| TLV320DAC3120IRHBR | SERIAL INPUT LOADING, 24-BIT DAC, PQCC32 |
| TLV320DAC3120IRHBT | SERIAL INPUT LOADING, 24-BIT DAC, PQCC32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV320DAC3100IRHBT | 功能描述:音頻數/模轉換器 IC Low-Pwr Stereo Audio DAC RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC3101 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Stereo Audio DAC With Audio Processing and Stereo Class-D Speaker Amplifier |
| TLV320DAC3101EVM-U | 功能描述:音頻 IC 開發工具 TLV320DAC3101EVM-U Eval Mod RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| TLV320DAC3101IRHBR | 功能描述:音頻數/模轉換器 IC Low-Pwr audio DAC RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC3101IRHBT | 功能描述:音頻數/模轉換器 IC Low-Pwr audio DAC RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。