欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV5621IDRG4
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14
封裝: GREEN, PLASTIC, SOIC-14
文件頁數: 17/19頁
文件大小: 321K
代理商: TLV5621IDRG4
TLV5621I
LOW-POWER QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTER
SLAS138B – APRIL 1996 – REVISED FEBRUARY 1997
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
control register
The control register contains ten active bits. Four bits are range select bits as on the TLC5620. The register also
contains a software shutdown bit (ACT) and four shutdown inhibit bits (SIA, SIB, SIC, SID). The shutdown inhibit
bits act on each DAC (DACA through DACD). The mode select bit is used to change between single and double
buffered modes. The bits in the control register are listed in Table 2.
Table 2. Control Register Bits
BIT
FUNCTION
MODE
Selection bit for type of interface (see data interface section)
RNG A
Range select bit for DACA, 0 =
1, 1 = 2
RNG B
Range select bit for DACB, 0 =
1, 1 = 2
RNG C
Range select bit for DACC, 0 =
1, 1 = 2
RNG D
Range select bit for DACD, 0 =
1, 1 = 2
SIA
Shutdown inhibit bit for DACA
SIB
Shutdown inhibit bit for DACB
SIC
Shutdown inhibit bit for DACC
SID
Shutdown inhibit bit for DACD
ACT
Software shutdown bit
The SIx bits inhibit the actions of the shutdown bits as shown in Table 3. When the ACT bit is 1 or the HWACT
signal is high (active), the inhibit bits act as enable bits in inverse logic terms. The ACT software shutdown bit
and HWACT (asynchronously acting hardware terminal) are logically ORed together.
This configuration allows any combination of DACs to be shut down to save power.
Table 3. Shutdown Inhibit Bits and HWACT Signal
SIx
ACT
HWACT
DACx STATUS
0
L
Shutdown (see Note 1)
0
H
Shutdown
0
1
L
Shutdown
0
1
H
Active (see Note 1)
1
0
L
Active
1
0
H
Active
1
L
Active
1
H
Active
NOTE 1: Sense of HWACT terminal and ACT bit were changed from early
versions of this specification.
The values of the input address select bits, A0 and A1, and the updated DAC are listed in Table 4.
Table 4. Serial Input Decode
INPUT ADDRESS SELECT BITS
DAC UPDATED
A1
A0
DAC UPDATED
0
DACA
0
1
DACB
1
0
DACC
1
DACD
相關PDF資料
PDF描述
TLV5621IN QUAD, SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDIP14
TLV5623CDG4 SERIAL INPUT LOADING, 9 us SETTLING TIME, 8-BIT DAC, PDSO8
TLV5623CDGKG4 SERIAL INPUT LOADING, 9 us SETTLING TIME, 8-BIT DAC, PDSO8
TLV5623CD SERIAL INPUT LOADING, 9 us SETTLING TIME, 8-BIT DAC, PDSO8
TLV5623CDGKR SERIAL INPUT LOADING, 9 us SETTLING TIME, 8-BIT DAC, PDSO8
相關代理商/技術參數
參數描述
TLV5623 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN
TLV5623C 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN
TLV5623CD 功能描述:數模轉換器- DAC 8bit DAC Serial RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5623CD 制造商:Texas Instruments 功能描述:Digital-Analog Converter IC Interface Ty
TLV5623CDG4 功能描述:數模轉換器- DAC 8-Bit 3 us DAC Serial Input RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
主站蜘蛛池模板: 北川| 通辽市| 江阴市| 潞城市| 长岭县| 湖南省| 道孚县| 玉树县| 屯昌县| 邵东县| 朝阳区| 武定县| 泌阳县| 武义县| 白朗县| 凤山县| 辽宁省| 白河县| 乳山市| 肃北| 遂川县| 丹巴县| 永寿县| 铁力市| 韶关市| 雅江县| 大理市| 五台县| 闸北区| 淮安市| 平遥县| 东平县| 嵊泗县| 抚顺县| 建水县| 宕昌县| 丰都县| 罗源县| 五家渠市| 九龙城区| 华亭县|