- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382649 > TMP320F2810PBKS (Texas Instruments, Inc.) DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號(hào)： | TMP320F2810PBKS |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | DIGITAL SIGNAL PROCESSORS |
| 中文描述： | 數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 47/103頁(yè) |
| 文件大?。?/td> | 1341K |
| 代理商： | TMP320F2810PBKS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
–
APRIL 2001
–
REVISED SEPTEMBER 2001
47
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
system control (continued)
The system control and status register contains the watchdog override bit and the watchdog interrupt
enable/disable bit. Table 33 describes the bit functions of the SCSR register.
Table 33. SCSR Register Bit Definitions
BIT(S)
NAME
TYPE
RESET
DESCRIPTION
0
WDOVERRIDE
R/W=1
1
If this bit is set to 1, the user is allowed to change the state of the Watchdog
disable (WDDIS) bit in the Watchdog Control (WDCR) register (refer to
Watchdog Block section of this data sheet). If the WDOVERRIDE bit is
cleared, by writing a 1 the WDDIS bit cannot be modified by the user.
Writing a 0 will have no effect. If this bit is cleared, then it will remain in this
state until a reset occurs. The current state of this bit is readable by the user.
1
WDENINT
R/W
0
If this bit is set to 1, the watchdog reset (WDRST) output signal is disabled
and the watchdog interrupt (WDINT) output signal is enabled. If this bit is
zero, then the WDRST output signal is enabled and the WDINT output
signal is disabled. This is the default state on reset (XRS).
15:2
reserved
R=0
0:0
The HISPCP and LOSPCP registers are used to configure the high- and low-speed peripheral clocks,
respectively. See Table 34 for the HISPCP bit definitions and Table 35 for the LOSPCP bit definitions.
Table 34. HISPCP Register Bit Definitions
BIT(S)
NAME
TYPE
RESET
DESCRIPTION
2:0
HSPCLK
R/W
0,0,1
These bits configure the high-speed peripheral clock (HSPCLK) rate
relative to SYSCLKOUT:
000
HSPCLK = SYSCLKOUT / 1
001
HSPCLK = SYSCLKOUT / 2
010
HSPCLK = SYSCLKOUT / 4
011
HSPCLK = SYSCLKOUT / 6
100
HSPCLK = SYSCLKOUT / 8
101
HSPCLK = SYSCLKOUT / 10
110
HSPCLK = SYSCLKOUT / 12
111
HSPCLK = SYSCLKOUT / 14
HSPCLK =
SYSCLKOUT / (HSPCLK x 2)
SYSCLKOUT if HISPCP value is zero
=
15:3
reserved
R=0
0:0
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP320F2810GHHA | DIGITAL SIGNAL PROCESSORS |
| TMX320F2810GHHMEP | Digital Signal Processors |
| TMP320F2810GHHMEP | Digital Signal Processors |
| TMX320F2810GHHS | DIGITAL SIGNAL PROCESSORS |
| TMP320F2810GHHS | DIGITAL SIGNAL PROCESSORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMP320F2810PGFA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMP320F2810PGFAEP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors |
| TMP320F2810PGFS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMP320F2811GHHA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMP320F2811GHHQ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。