
LIM
PROG
LIM
P
V
10
I
=
J(MAX )
S(MAX )
LIM
JC(MAX )
T
P
R
Q
-
<
SLUSA65A – JULY 2010 – REVISED AUGUST 2010
www.ti.com
set the voltage on the PROG pin. The reference voltage is available once the internal POR and UVLO thresholds
have been met. It is not designed as a supply voltage for other circuitry, therefore ensure that no more than 1 mA
is drawn. Bypass capacitance is not required, but if a special application requires one, less than 1000 pF can be
placed on this pin. This limit maintains VREG regulator stability.
PROG: The voltage applied to this pin (0.4 V minimum) programs the power limit used by the constant power
engine. Normally, a resistor divider R4/R5 is connected from VREF to PROG to set the power limit according to
the following equation:
(2)
where PLIM is the desired power limit of M1 and ILIM is the current limit set point (see SENSE). PLIM is determined
by the desired thermal stress on M1:
(3)
where TJ(MAX) is the maximum desired transient junction temperature of M1 and TS(MAX) is the maximum case
temperature prior to a start or restart. VPROG is used in conjunction with VDS to compute the (scaled) current,
ID_ALLOWED, by the constant power engine. ID_ALLOWED is compared by the gate amplifier to the actual ID, and used
to generate a gate drive. If ID < ID_ALLOWED, the amplifier turns the gate of M1 full on because there is no overload
condition; otherwise GATE is regulated to maintain the ID = ID_ALLOWED relationship.
A capacitor may be tied from PROG to ground to alter the natural constant power inrush current shape. If
properly designed, the effect is to cause the leading step of current in
Figure 13 to look like a ramp. It is not
recommended that this mechanism be used to achieve a long and low ramp inrush current because the power
limiting accuracy is lower at VPROG < 0.4 V. PROG is internally pulled to ground whenever UVEN, POR, or UVLO
are not satisfied or the TPS2492 is latched off. This feature serves to discharge any capacitance connected to
the pin. Do not apply voltages greater than 4 V to PROG. If the constant power limit is not used, PROG should
be tied to VREF through a 47-k
Ω resistor.
TIMER: An integrating capacitor, CT, connected to the TIMER pin sets the fault-time for both versions and the
restart interval for the TPS2493. The timer charges at 27 A whenever the TPS2492/3 is in power limit or current
limit and discharges at 2.7 A otherwise. The charge-to-discharge current ratio is constant with temperature even
though there is a positive temperature coefficient to both. If VTIMER reaches 4 V, the TPS2492/3 pulls GATE to
ground (with the strong pull down), and discharges CT. The TPS2492 latches off when the fault timer expires.
The TPS2493 holds GATE at ground when the timer expires before it attempts to restart (re-enable GATE) after
a timing sequence consisting of discharging TIMER down to 1 V followed by 15 more charge and discharge
cycles. Design for the TPS2393 TIMER period must assume a 3-V rise in VTIMER rather than a 4-V rise to
accommodate a restart.
The TPS2492 can be reset by either cycling the UVEN pin or the UVLO (e.g. power cycling). TIMER discharges
when UVEN is low or the internal UVLO or POR are active. The TIMER pin should be tied to ground if this
feature is not used.
8
Copyright 2010, Texas Instruments Incorporated