
(
)
(
)
IMON
VCC
SENSE
VCC
SENSE
V
Gain
V
Offset
Linearity(%)
100
Gain
V
Offset
-
é
ù
-
+
=
é
ù
+
www.ti.com
SLUSA65A – JULY 2010 – REVISED AUGUST 2010
PG: The power good output is an active low, open-drain output intended to interface to downstream DC-to-DC
converters or monitoring circuits. PG goes low after VDS of M1 has fallen to about 1.25 V and a 9-ms deglitch
time period has elapsed. PG is open drain whenever UVEN is low, VDS of M1 is above 2.7 V, or UVLO is active.
PG can also be viewed as having an output voltage monitor function. The 9-ms deglitch circuit operates to filter
short events that could cause PG to go inactive (open drain) such as a momentary overload or input voltage
step. VPG can be greater than VVCC because it’s ESD protection is only with respect to ground. PG may be left
open or tied to GND if not used.
GND: This pin is connected to system ground.
IMON: This current monitor output has a voltage equal to 48 times the voltage across RSENSE (VVCC-SENSE). IMON
is clamped at 2.7 V to prevent damage to downstream A/D circuits. IMON is a voltage output and does not
require a pull up or pull down. IMON will have a small amount of superimposed ripple at 2.5 kHz that is an
artifact of the monitoring circuit. The error due to the ripple does not significantly effect accuracy for signals on
the order of 1 V, but better accuracy may be achieved for small signals with an external R-C filter. The IMON pull
up source is stronger than the pull down. A resistor pull down can be used to improve transient response in
designs with large filter capacitors. Leave IMON open if not used.
A curve of Linearity (%) versus VVCC-SENSE is provided in the Typical Characteristics, providing an indication of
error versus signal level. This curve is constructed by first performing a first order curve fit to VIMON versus
VVCC-SENSE, yielding Gain and Offset terms for the linear fit. The Linearity (%) plot is calculated as:
(4)
FLT: This active low, open drain output asserts (goes low) when the fault timer expires after a prolonged over
current or an OV is detected. FLT is open drain whenever UVEN, POR, or UVLO are not satisfied. FLT is latched
in the TPS2492, clearing when the latch is reset. FLT clears automatically in the TPS2493 when a power-up retry
occurs. VFLT can be greater than VVCC because it's ESD protection is only with respect to ground. FLT may be
left open or tied to GND when not used.
OV: The over-voltage monitoring pin is programed with a resistor divider such as R1 - R3 in the
Typical Application Circuit. This function forces GATE and FLT low while the OV condition exists. While VOV exceeds its threshold, the strong GATE pull down (125 mA) is applied for up to 100 s, followed by the 2 mA pull down. The
GATE pull down and FLT are released as soon as the OV condition is cleared. Tie OV to GND if not used.
Copyright 2010, Texas Instruments Incorporated
9