- 您現在的位置：買賣IC網 > PDF目錄382686 > TSB12C01AWN (Texas Instruments, Inc.) High-Speed Serial-Bus Link-Layer Controller PDF資料下載
參數資料
| 型號： | TSB12C01AWN |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | High-Speed Serial-Bus Link-Layer Controller |
| 中文描述： | 高速串行總線鏈路層控制器 |
| 文件頁數： | 51/59頁 |
| 文件大小： | 275K |
| 代理商： | TSB12C01AWN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
7–3
7.5.1.2
TSB12C01A Read-Register Request
Table 7–5. Read-Register Request Functions (Length of Stream: 9 Bits)
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Start bit indicates the beginning of the transfer (always set).
1–3
Request Type
Request type indicates the type of request function (see Table 7–7 for the encoding of this
field).
4–7
Address
These bits contain the address of the phy register to be read.
8
Stop Bit
Stop bit indicates the end of the transfer (always cleared).
7.5.1.3
TSB12C01A Write-Register Request
Table 7–6. Write-Register Request (Length of Stream: 17 Bits)
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Start bit indicates the beginning of the transfer (always set).
1–3
Request Type
Request type indicates the type of request (see Table 7–7 for the encoding of this field).
4–7
Address
These bits contain the address of the phy register to be written to.
8–15
Data
These bits contain the data that is to be written to the specified register address.
16
Stop Bit
Stop bit indicates the end of the transfer (always cleared).
7.5.1.4
Request-Type Field for TSB12C01A Request
Table 7–7. TSB12C01A Request Functions
LREQ1 –
LREQ3
NAME
DESCRIPTION
000
TakeBus
Immediate request. Upon detection of an idle, take control of the bus immediately (no
arbitration) for asynchronous packet ACK response.
001
IsoReq
Isochronous request. IsoReq arbitrates for control of the bus after an isochronous gap.
010
PriReq
Priority request. PriReq arbitrates for control of the bus after a fair gap and ignores fair
protocol.
011
FairReq
Fair request. FairReq arbitrates for control of the bus after a fair gap and uses fair protocol.
100
RdReg
Read request. RdReg returns the specified register contents through a status transfer.
101
WrReg
Write request. WrReg writes to the specified register.
110, 111
Reserved
Reserved
7.5.1.5
Request-Speed Field for TSB12C01A Request
Table 7–8. TSB12C01A Request-Speed Functions
LREQ4, LREQ5
DATA RATE
00
100 Mb/s
01
200 Mb/s
10
400 Mb/s
11
Reserved
相關PDF資料 |
PDF描述 |
|---|---|
| TSB12LV01APZ | High-Speed Serial-Bus Link-Layer Controller |
| TSB3055 | IC APEX 20KE FPGA 300K 240-PQFP |
| TSB41AB3 | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41BA3-EP | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41LV03PFP | IC APEX 20KE FPGA 600K 652-BGA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB12LV01A | 制造商:Texas Instruments 功能描述: |
| TSB12LV01AIPZ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 (Firewire) Bus Interface/Controller |
| TSB12LV01APZ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:High-Speed Serial-Bus Link-Layer Controller |
| TSB12LV01B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER |
| TSB12LV01B-EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic High Performance 1394 3.3V Link Layer for Telecom. Embedded & Indust. App. |
發布緊急采購，3分鐘左右您將得到回復。