欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TSB41AB2I
廠商: Texas Instruments, Inc.
英文描述: IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
中文描述: 個IEEE 1394a - 2000雙端口電纜TRANSCEVER /仲裁者
文件頁數: 40/50頁
文件大小: 662K
代理商: TSB41AB2I
SLLS418G
JUNE 2000
REVISED JANUARY 2003
40
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
transmit (continued)
00
00
00
00
10
(f)
(g)
(e)
(d)
(c)
(b)
(a)
01
00
00
00
00
00
11
dn
d0, d1, . . .
Link Controls CTL and D
PHY High-Impedance CTL and D Outputs
D0
D7
CTL0, CTL1
SYSCLK
NOTE A: SPD = Speed code (see Table 20), d0
dn = Packet data
00
01
00
SPD
Figure 20. Normal Packet Transmission Timing
The sequence of events for a normal packet transmission is as follows:
1
a.
Transmit operation initiated. The PHY asserts grant on the CTL lines followed by idle to hand over
control of the interface to the link so that the link may transmit a packet. The PHY releases control of
the interface (i.e., it places its CTL and D outputs in a high-impedance state) following the idle cycle.
b.
Optional idle cycle. The link may assert at most one idle cycle preceding assertion of either hold or
transmit. This idle cycle is optional; the link is not required to assert idle preceding either hold or transmit.
c.
Optional hold cycles. The link may assert hold for up to 47 cycles preceding assertion of transmit. These
hold cycle(s) are optional; the link is not required to assert hold preceding transmit.
d.
Transmit data. When data is ready to be transmitted, the link asserts transmit on the CTL lines along
with the data on the D lines.
e.
Transmit operation terminated. The transmit operation is terminated by the link asserting hold or idle
on the CTL lines. The link asserts hold to indicate that the PHY is to retain control of the serial bus in
order to transmit a concatenated packet. The link asserts idle to indicate that packet transmission is
complete and the PHY may release the serial bus. The link then asserts idle for one more cycle following
this cycle of hold or idle before releasing the interface and returning control to the PHY.
f.
Concatenated packet speed-code. If multispeed concatenation is enabled in the PHY, the link asserts
a speed code on the D lines when it asserts hold to terminate packet transmission. This speed code
indicates the transmission speed for the concatenated packet that is to follow. The encoding for this
concatenated packet speed-code is the same as the encoding for the received packet speed code (see
Table 20). The link may not concatenate an S100 packet onto any higher-speed packet.
g.
After regaining control of the interface, the PHY asserts at least one cycle of idle before any subsequent
status transfer, receive operation, or transmit operation.
相關PDF資料
PDF描述
TSB41LV03AI IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSC692E 672-pin FineLine BGA
TSC695F IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC
TSC695FL IC,FPGA,79040-CELL,CMOS,BGA,1020PIN,PLASTIC
TSL1301 102 x 1 Linear Sensor Array with Hold
相關代理商/技術參數
參數描述
TSB41AB2IPAP 功能描述:緩沖器和線路驅動器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數量:1 輸出線路數量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB2PAP 功能描述:緩沖器和線路驅動器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數量:1 輸出線路數量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB2PAP(PBF) 制造商:Texas Instruments 功能描述:
TSB41AB2PAPG4 功能描述:緩沖器和線路驅動器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數量:1 輸出線路數量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB2PAPR 功能描述:緩沖器和線路驅動器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數量:1 輸出線路數量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
主站蜘蛛池模板: 上栗县| 镇沅| 衢州市| 屏东市| 岑巩县| 特克斯县| 灵璧县| 高州市| 印江| 金阳县| 新龙县| 阿图什市| 吴堡县| 永德县| 湾仔区| 临沂市| 故城县| 庄河市| 赤水市| 麦盖提县| 潼关县| 共和县| 湘潭县| 当涂县| 鹤庆县| 松阳县| 嘉义市| 利川市| 巴中市| 邯郸县| 永仁县| 香格里拉县| 阳高县| 盐亭县| 古丈县| 贵港市| 凌云县| 邢台县| 开封县| 沂源县| 大冶市|