欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: TSB41AB2I
廠商: Texas Instruments, Inc.
英文描述: IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
中文描述: 個(gè)IEEE 1394a - 2000雙端口電纜TRANSCEVER /仲裁者
文件頁數(shù): 42/50頁
文件大?。?/td> 662K
代理商: TSB41AB2I
SLLS418G
JUNE 2000
REVISED JANUARY 2003
42
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
interface reset and disable (continued)
Table 21. LPS Timing Parameters
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
μ
s
μ
s
TLPSL
TLPSH
LPS low time (when pulsed) (see Note 5)
0.09
2.6
LPS high time (when pulsed) (see Note 5)
0.021
2.6
LPS duty cycle (when pulsed) (see Note 6)
20%
55%
TLPS_RESET
TLPS_DISABLE
TRESTORE
Time for PHY to recognize LPS deasserted and reset the interface
2.6
2.68
μ
s
Time for PHY to recognize LPS deasserted and disable the interface
26.03
26.11
23
μ
s
Time to permit optional isolation circuits to restore during an interface reset
15
μ
s
ns
TCLK_ACTIVATE
Time for SYSCLK to be activated from reassertion of LPS
PHY not in low-power state
60
PHY in low-power state
5.3
7.3
ms
The maximum value for TRESTORE does not apply when the PHY-LLC interface is disabled, in which case an indefinite time may elapse before
LPS is reasserted. Otherwise, in order to reset but not disable the interface it is necessary that the LLC ensure that LPS is deasserted for less
than TLPS_DISABLE.
NOTES:
5. The specified TLPSL and TLPSH times are worst-case values appropriate for operation with the TSB41AB3. These values are broader
than those specified for the same parameters in the 1394a-2000 Supplement (i.e., an implementation of LPS that meets the
requirements of 1394a-2000 operates correctly with the TSB41AB3).
6. A pulsed LPS signal must have a duty cycle (ratio of TLPSH to cycle period) in the specified range to ensure proper operation when
using an isolation barrier on the LPS signal (e.g., as shown in Figure 8)
The LLC requests that the interface be reset by deasserting the LPS signal and terminating all bus and request
activity. When the PHY observes that LPS has been deasserted for T
LPS_RESET
, it resets the interface. When
the interface is in the reset state, the PHY sets its CTL and D outputs in the logic 0 state and ignores any activity
on the LREQ signal. The timing for interface reset is shown in Figure 22 and Figure 23.
SYSCLK
ISO
(Low)
(a)
(c)
(b)
CTL0, CTL1
D0
D7
LREQ
LPS
(d)
TLPS_RESET
TRESTORE
TLPSL
TLPSH
Figure 22. Interface Reset, ISO Low
相關(guān)PDF資料
PDF描述
TSB41LV03AI IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSC692E 672-pin FineLine BGA
TSC695F IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC
TSC695FL IC,FPGA,79040-CELL,CMOS,BGA,1020PIN,PLASTIC
TSL1301 102 x 1 Linear Sensor Array with Hold
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB41AB2IPAP 功能描述:緩沖器和線路驅(qū)動(dòng)器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB2PAP 功能描述:緩沖器和線路驅(qū)動(dòng)器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB2PAP(PBF) 制造商:Texas Instruments 功能描述:
TSB41AB2PAPG4 功能描述:緩沖器和線路驅(qū)動(dòng)器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB2PAPR 功能描述:緩沖器和線路驅(qū)動(dòng)器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
主站蜘蛛池模板: 涿州市| 津南区| 新绛县| 昌黎县| 和平县| 新和县| 大英县| 庄浪县| 济源市| 武川县| 宣汉县| 翼城县| 格尔木市| 萨迦县| 顺平县| 紫金县| 竹北市| 金堂县| 中阳县| 龙山县| 三原县| 泉州市| 巴南区| 襄垣县| 洪湖市| 正宁县| 深泽县| 鄂托克前旗| 寻甸| 高阳县| 哈巴河县| 涞水县| 墨玉县| 秀山| 陇南市| 博罗县| 江阴市| 承德市| 富顺县| 依安县| 两当县|