欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): TSB41AB2I
廠商: Texas Instruments, Inc.
英文描述: IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
中文描述: 個(gè)IEEE 1394a - 2000雙端口電纜TRANSCEVER /仲裁者
文件頁(yè)數(shù): 47/50頁(yè)
文件大小: 662K
代理商: TSB41AB2I
SLLS418G
JUNE 2000
REVISED JANUARY 2003
47
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
interface reset and disable (continued)
The sequence of events for initialization of the PHY-LLC interface when the interface is in the differentiated
mode of operation (ISO terminal is low) is as follows:
1
a.
LPS reasserted. After the interface has been in the reset or disabled state for at least the minimum
T
RESTORE
time, the LLC causes the interface to be initialized and restored to normal operation by
reactivating the LPS signal. (In Figure 26, the interface is shown in the disabled state with SYSCLK
high-impedance inactive. However, the interface initialization sequence described here is also
executed if the interface is merely reset but not yet disabled.)
b.
SYSCLK activated. If the interface is disabled, the PHY reactivates its SYSCLK output when it detects
that LPS has been reasserted. If the PHY has entered a low-power state, it takes from 5.3 ms to 7.3 ms
for SYSCLK to be restored; if the PHY is not in a low-power state, SYSCLK is restored within 60 ns.
The PHY commences SYSCLK activity by driving the SYSCLK output low for half a cycle. Thereafter,
the SYSCLK output is a 50% duty cycle square wave with a frequency of 49.152 MHz
±
100 ppm (period
of 20.345 ns). Upon the first full cycle of SYSCLK, the PHY drives the CTL and D terminals low for one
cycle. The LLC is also required to drive its CTL, D, and LREQ outputs low during one of the first six
cycles of SYSCLK (in the above diagram, this is shown as occurring in the first SYSCLK cycle).
c.
Receive indicated. Upon the eighth SYSCLK cycle following reassertion of LPS, the PHY asserts the
receive state on the CTL lines and the data-on indication (all ones) on the D lines for one or more cycles
(because the interface is in the differentiated mode of operation, the CTL and D lines is in the
high-impedance state after the first cycle).
d.
Initialization complete. The PHY asserts the idle state on the CTL lines and logic 0 on the D lines. This
indicates that the PHY-LLC interface initialization is complete and normal operation may commence.
The PHY accepts requests from the LLC via the LREQ line.
SYSCLK
ISO
(High)
(a)
(c)
(b)
CTL0
D0
D7
LREQ
LPS
(d)
CTL1
7 Cycles
(d)
TCLK_ACTIVATE
Figure 27. Interface Initialization, ISO High
相關(guān)PDF資料
PDF描述
TSB41LV03AI IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSC692E 672-pin FineLine BGA
TSC695F IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC
TSC695FL IC,FPGA,79040-CELL,CMOS,BGA,1020PIN,PLASTIC
TSL1301 102 x 1 Linear Sensor Array with Hold
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB41AB2IPAP 功能描述:緩沖器和線路驅(qū)動(dòng)器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB2PAP 功能描述:緩沖器和線路驅(qū)動(dòng)器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB2PAP(PBF) 制造商:Texas Instruments 功能描述:
TSB41AB2PAPG4 功能描述:緩沖器和線路驅(qū)動(dòng)器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB2PAPR 功能描述:緩沖器和線路驅(qū)動(dòng)器 Two-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
主站蜘蛛池模板: 牟定县| 五原县| 永平县| 安仁县| 临潭县| 项城市| 宁南县| 中江县| 县级市| 永宁县| 马山县| 台山市| 陈巴尔虎旗| 碌曲县| 宁德市| 蒙阴县| 盘山县| 喜德县| 巴彦县| 当阳市| 贵南县| 台北市| 明光市| 阳西县| 岑巩县| 禹城市| 临清市| 德钦县| 贡嘎县| 陇西县| 将乐县| 沂源县| 石门县| 廊坊市| 清远市| 寿阳县| 紫阳县| 黄骅市| 岳普湖县| 丰都县| 慈溪市|