欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： TSB41LV03AI
廠商： Texas Instruments, Inc.
英文描述： IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
中文描述： IEEE 1394a連接三端口電纜收發(fā)器/仲裁者
文件頁(yè)數(shù)： 29/50頁(yè)
文件大小： 662K
代理商： TSB41LV03AI
SLLS418G
–
JUNE 2000
–
REVISED JANUARY 2003
29
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
crystal selection (continued)
C10
X1
C9
Figure 12. Recommended Crystal and Capacitor Layout
It is strongly recommended that part of the verification process for the design be to measure the frequency of
the SYSCLK output of the PHY. This must be done with a frequency counter with an accuracy of six digits or
better. If the SYSCLK frequency is more than the crystal
’
s tolerance from 49.152 MHz, the load capacitance
of the crystal may be varied to improve frequency accuracy. If the frequency is too high, add more load
capacitance; if the frequency is too low, decrease load capacitance. Typically, changes are done to both load
capacitors (C9 and C10 in Figure 12) at the same time, and both must be of the same value. Additional design
details and requirements may be provided by the crystal vendor.
bus reset
In the TSB41AB3, the initiate bus reset (IBR) bit may be set to 1 in order to initiate a bus reset and initialization
sequence. The IBR bit, the root-holdoff (RHB) bit, and the gap-count register are located in PHY register 1 as
required by the 1394a-2000 Supplement (this configuration also maintains compatibility with older TI PHY
designs which were based upon the suggested register set defined in Annex J of IEEE Std 1394-1995).
Therefore, whenever the IBR bit is written, the RHB bit and gap-count are also necessarily written.
The RHB bit and gap-count may also be updated by PHY-config packets. The TSB41AB3 is 1394a-2000
compliant, and therefore both the reception and transmission of PHY-config packets cause the RHB and
gap-count to be loaded, unlike older IEEE Std 1394-1995 compliant PHYs which decode only received
PHY-config packets.
The gap-count is set to the maximum value of 63 after two consecutive bus resets without an intervening write
to the gap-count, either by a write to PHY register 1 or by a PHY-config packet. This mechanism allows a
PHY-config packet to be transmitted and then a bus reset initiated so as to verify that all nodes on the bus have
updated their RHB bits and gap-count values, without having the gap-count set back to 63 by the bus reset. The
subsequent connection of a new node to the bus, which initiates a bus reset, then causes the gap-count of each
node to be set to 63. Note, however, that if a subsequent bus reset is instead initiated by a write to register 1
to set the IBR bit, all other nodes on the bus have their gap-count values set to 63, while this node
’
s gap-count
remains set to the value just loaded by the write to PHY register 1.
Therefore, in order to maintain consistent gap-counts throughout the bus, the following rules apply to the use
of the IBR bit, RHB bit, and gap-count in PHY register 1:
Following the transmission of a PHY-config packet, a bus reset must be initiated in order to verify that all
nodes have correctly updated their RHB bits and gap-count values and to ensure that a subsequent new
connection to the bus causes the gap-count to be set to 63 on all nodes in the bus. If this bus reset is initiated
by setting the IBR bit to 1, the RHB bit and gap-count register must also be loaded with the correct values
consistent with the just transmitted PHY-config packet. In the TSB41AB3, the RHB bit and gap-count is
updated to their correct values upon the transmission of the PHY-config packet, and so these values may
first be read from register 1 and then rewritten.
Other than to initiate the bus reset, which must follow the transmission of a PHY-config packet, whenever
the IBR bit is set to 1 in order to initiate a bus reset, the gap-count value must also be set to 63 to be
consistent with other nodes on the bus. The RHB bit must be maintained with its current value.
The PHY register 1 is not written to except to set the IBR bit. The RHB bit and gap-count are not written
without also setting the IBR bit to 1.
相關(guān)PDF資料
PDF描述
TSC692E 672-pin FineLine BGA
TSC695F IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC
TSC695FL IC,FPGA,79040-CELL,CMOS,BGA,1020PIN,PLASTIC
TSL1301 102 x 1 Linear Sensor Array with Hold
TSL1401 128 x 1 Linear Sensor Array with Hold
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB41LV03AIPFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TSB41LV03APFP 功能描述:緩沖器和線路驅(qū)動(dòng)器 THREE-PORT CABLE XCVR/ARBITER RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41LV03APFPG4 功能描述:1394 接口集成電路 THREE-PORT CABLE XCVR/ARBITER RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41LV03PFP 制造商:Texas Instruments 功能描述:
TSB41LV03PFP WAF 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 敖汉旗| 庆安县| 鸡西市| 靖边县| 浦江县| 永修县| 稻城县| 井研县| 临清市| 玉屏| 弥渡县| 垦利县| 刚察县| 荥阳市| 怀仁县| 阿克苏市| 襄汾县| 闽清县| 萨嘎县| 睢宁县| 什邡市| 洛浦县| 霍林郭勒市| 米泉市| 万全县| 乌审旗| 黑山县| 抚远县| 富锦市| 南宫市| 昌吉市| 师宗县| 河池市| 文登市| 石城县| 绥德县| 孟州市| 晋州市| 江安县| 拜泉县| 兴文县|