欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TSB41LV03AI
廠商: Texas Instruments, Inc.
英文描述: IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
中文描述: IEEE 1394a連接三端口電纜收發器/仲裁者
文件頁數: 31/50頁
文件大小: 662K
代理商: TSB41LV03AI
SLLS418G
JUNE 2000
REVISED JANUARY 2003
31
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
PHY-Link layer interface (continued)
There are four operations that may occur on the PHY-LLC interface: link service request, status transfer, data
transmit, and data receive. The LLC issues a service request to read or write a PHY register, to request the PHY
to gain control of the serial-bus in order to transmit a packet, or to control arbitration acceleration.
The PHY may initiate a status transfer either autonomously or in response to a register read request from the
LLC.
The PHY initiates a receive operation whenever a packet is received from the serial bus.
The PHY initiates a transmit operation after winning control of the serial-bus following a bus-request by the LLC.
The transmit operation is initiated when the PHY grants control of the interface to the LLC.
The encoding of the CTL0-CTL1 bus is shown in Table 10 and Table 11.
Table 10. CTL Encoding When PHY Has Control of the Bus
CTL0
CTL1
NAME
DESCRIPTION
0
0
Idle
No activity (this is the default mode)
0
1
Status
Status information is being sent from the PHY to the LLC.
1
0
Receive
An incoming packet is being sent from the PHY to the LLC.
1
1
Grant
The LLC has been given control of the bus to send an outgoing packet.
Table 11. CTL Encoding When LLC Has Control of the Bus
CTL0
CTL1
NAME
DESCRIPTION
0
0
Idle
The LLC releases the bus (transmission has been completed).
0
1
Hold
The LLC holds the bus while data is being prepared for transmission, or
another packet is to be transmitted (concatenated) without arbitrating.
1
0
Transmit
An outgoing packet is being sent from the LLC to the PHY.
1
1
Reserved
None
output differentiation
When an Annex J type isolation barrier is implemented between the PHY and LLC, the CTL0
CTL1, D0
D7,
and LREQ signals must be digitally differentiated so that the isolation circuits function correctly. Digital
differentiation is enabled on the TSB41AB3 when the ISO terminal is low.
The differentiation operates such that the output is driven either low or high for one clock period whenever the
signal changes logic state, but otherwise places the output in a high-impedance state for as long as the signal
logic state remains constant. On input, hysteresis buffers are used to convert the signal to the correct logic state
when the signal is high-impedance; the biasing network of the Annex J type isolation circuit pulls the signal
voltage level between the hysteresis thresholds of the input buffer so that the previous logic state is maintained.
The correspondence between the output logic state and the output signal level is shown in Figure 14.
相關PDF資料
PDF描述
TSC692E 672-pin FineLine BGA
TSC695F IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC
TSC695FL IC,FPGA,79040-CELL,CMOS,BGA,1020PIN,PLASTIC
TSL1301 102 x 1 Linear Sensor Array with Hold
TSL1401 128 x 1 Linear Sensor Array with Hold
相關代理商/技術參數
參數描述
TSB41LV03AIPFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TSB41LV03APFP 功能描述:緩沖器和線路驅動器 THREE-PORT CABLE XCVR/ARBITER RoHS:否 制造商:Micrel 輸入線路數量:1 輸出線路數量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41LV03APFPG4 功能描述:1394 接口集成電路 THREE-PORT CABLE XCVR/ARBITER RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41LV03PFP 制造商:Texas Instruments 功能描述:
TSB41LV03PFP WAF 制造商:Texas Instruments 功能描述:
主站蜘蛛池模板: 收藏| 麻江县| 沅江市| 高邮市| 广东省| 红桥区| 临江市| 兴山县| 蛟河市| 合水县| 静宁县| 龙海市| 和静县| 耒阳市| 通化县| 常山县| 凤冈县| 馆陶县| 新乡县| 旬阳县| 青龙| 广平县| 开原市| 沽源县| 鄂伦春自治旗| 板桥市| 阿图什市| 临武县| 兰西县| 五河县| 盘锦市| 顺义区| 阿荣旗| 丁青县| 夹江县| 汉寿县| 平泉县| 永川市| 通河县| 班玛县| 永新县|