欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: XC2S150-5PQG208C
廠商: Xilinx Inc
文件頁數: 14/99頁
文件大?。?/td> 0K
描述: IC SPARTAN-II FPGA 150K 208-PQFP
標準包裝: 24
系列: Spartan®-II
LAB/CLB數: 864
邏輯元件/單元數: 3888
RAM 位總計: 49152
輸入/輸出數: 140
門數: 150000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-PQFP(28x28)
產品目錄頁面: 599 (CN2011-ZH PDF)
其它名稱: 122-1308
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
21
R
Slave Serial Mode
In Slave Serial mode, the FPGA’s CCLK pin is driven by an
external source, allowing FPGAs to be configured from
other logic devices such as microprocessors or in a
daisy-chain configuration. Figure 15 shows connections for
a Master Serial FPGA configuring a Slave Serial FPGA
from a PROM. A Spartan-II device in slave serial mode
should be connected as shown for the third device from the
left. Slave Serial mode is selected by a <11x> on the mode
pins (M0, M1, M2).
Figure 16 shows the timing for Slave Serial configuration.
The serial bitstream must be setup at the DIN input pin a
short time before each rising edge of an externally
generated CCLK.
Multiple FPGAs in Slave Serial mode can be daisy-chained
for configuration from a single source. The maximum
amount of data that can be sent to the DOUT pin for a serial
daisy chain is 220-1 (1,048,575) 32-bit words, or 33,554,400
bits, which is approximately 25 XC2S200 bitstreams. The
configuration bitstream of downstream devices is limited to
this size.
After an FPGA is configured, data for the next device is
routed to the DOUT pin. Data on the DOUT pin changes on
the rising edge of CCLK. Configuration must be delayed
until INIT pins of all daisy-chained FPGAs are High. For
more information, see "Start-up," page 19.
Notes:
1.
If the DriveDone configuration option is not active for any of the FPGAs, pull up DONE with a 330
Ω resistor.
Figure 15: Master/Slave Serial Configuration Circuit Diagram
Spartan-II
(Master Serial)
PROM
PROGRAM
M2
M0 M1
DOUT
CCLK
CLK
3.3V
DATA
CE
CEO
RESET/OE
DIN
INIT
DONE
PROGRAM
3.3 K
DS001_15_060608
GND
Vcc
3.3V
VCCO
VCCINT
2.5V
3.3V
2.5V
Spartan-II
(Slave)
DONE
INIT
PROGRAM
CCLK
DIN
DOUT
M2
M0 M1
GND
VCCO
VCCINT
相關PDF資料
PDF描述
TACR685K010R CAP TANT 6.8UF 10V 10% 0805
GMC43DRAS-S734 CONN EDGECARD 86POS .100 R/A SLD
AMC18DRYS-S734 CONN EDGECARD 36POS DIP .100 SLD
FMC10DREN-S13 CONN EDGECARD 20POS .100 EXTEND
XC3S250E-4PQG208C IC SPARTAN-3E FPGA 250K 208-PQFP
相關代理商/技術參數
參數描述
XC2S150-5PQG208I 制造商:Xilinx 功能描述:FPGA SPARTAN-II 150K GATES 3888 CELLS 263MHZ 2.5V 208PQFP - Trays
XC2S150-5TQ144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S150-5TQ144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S150-5TQG144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S150-5TQG144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
主站蜘蛛池模板: 十堰市| 宜兰县| 新疆| 高邮市| 龙井市| 平凉市| 郴州市| 盐亭县| 香河县| 锡林浩特市| 射阳县| 全椒县| 兰考县| 高淳县| 丰县| 秦安县| 衡山县| 教育| 旬阳县| 孟州市| 金昌市| 河津市| 忻城县| 南投市| 板桥市| 大城县| 读书| 勃利县| 山东省| 托克逊县| 松江区| 北辰区| 阜新市| 十堰市| 铁岭市| 嘉黎县| 崇州市| 平顶山市| 晋城| 图木舒克市| 汝城县|