欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號： 73S1209F-68IMR/F
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： 電源管理
英文描述： POWER SUPPLY MANAGEMENT CKT, QCC68
封裝： LEAD FREE, QFN-68
文件頁數： 119/123頁
文件大小： 1385K
代理商： 73S1209F-68IMR/F
DS_1209F_004
73S1209F Data Sheet
Rev. 1.2
95
FD Control Register (FDReg): 0xFE13
0x11
Table 91: The FDReg Register
MSB
LSB
FVAL.3
FVAL.2
FVAL.1
FVAL.0
DVAL.3
DVAL.2
DVAL.1
DVAL.0
Bit
Symbol
Function
FDReg.7
FVAL.3
Refer to Table 93 above. This value is converted per the table to set the
divide ratio used to generate the baud rate (ETU). Default, also used for
ATR, is 0001 (Fi = 372). This value is used by the selected interface.
FDReg.6
FVAL.2
FDReg.5
FVAL.1
FDReg.4
FVAL.0
FDReg.3
DVAL.3
Refer to Table 93 above. This value is used to set the divide ratio used to
generate the smart card CLK. Default, also used for ATR, is 0001 (Di = 1).
FDReg.2
DVAL.2
FDReg.1
DVAL.1
FDReg.0
DVAL.0
This register uses the transmission factors F and D to set the ETU (baud) rate. The values in this register
are mapped to the ISO 7816 conversion factors as described below. The CLK signal for each interface is
created by dividing a high-frequency, intermediate signal (MSCLK) by 2. The ETU baud rate is created
by dividing MSCLK by 2 times the Fi/Di ratio specified by the codes below. For example, if FI = 0001 and
DI = 0001, the ratio of Fi/Di is 372/1. Thus the ETU divider is configured to divide by 2 * 372 = 744. The
maximum supported F/D ratio is 4096.
Table 92: Divider Ratios Provided by the ETU Counter
FI (code)
0000
0001
0010
0011
0100
0101
0110
0111
Fi (ratio)
372
558
744
1116
1488
1860
⊕
FCLK max
4
5
6
8
12
16
20
⊕
FI(code)
1000
1001
1010
1011
1100
1101
1110
1111
Fi(ratio)
512
⊕
512
768
1024
1536
2048
⊕
2048
⊕
FCLK max
5
⊕
5
7.5
10
15
20
⊕
20
⊕
DI(code)
0000
0001
0010
0011
0100
0101
0110
0111
Di(ratio)
1
⊕
1
2
4
8
16
32
⊕
DI(code)
1000
1001
1010
1011
1100
1101
1110
1111
Di(ratio)
12
20
16
⊕
16
⊕
16
⊕
16
⊕
16
⊕
16
⊕
Note: values marked with
⊕ are not included in the ISO definition and arbitrary values have been
assigned.
The values given below are used by the ETU divider to create the ETU clock. The entries that are not
shaded will result in precise CLK/ETU per ISO requirements. Shaded areas are not precise but are
within 1% of the target value.
相關PDF資料
PDF描述
73S1209F-44IMR/F POWER SUPPLY MANAGEMENT CKT, QCC44
73S1209F-68IMR/F POWER SUPPLY MANAGEMENT CKT, QCC68
73S1209F-68IM/F POWER SUPPLY MANAGEMENT CKT, QCC68
73S1209F-44IMR/F POWER SUPPLY MANAGEMENT CKT, QCC44
73S1209F-44IM/F POWER SUPPLY MANAGEMENT CKT, QCC44
相關代理商/技術參數
參數描述
73S1209F-68M/F/P1 功能描述:8位微控制器 -MCU Contained 80515-SoC Serial Hst Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
73S1209F-EB 功能描述:開發板和工具包 - 8051 73S1209F Eval Brd (Doc. Cd, Cable) RoHS:否 制造商:Silicon Labs 產品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1209F-IM44 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd
73S1209F-IM44 EB 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Eval Brd Eval Bd Doc Cd Cable
73S1209F-IM68 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd
發布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*
主站蜘蛛池模板： 汨罗市| 双辽市| 环江| 都兰县| 苗栗县| 建阳市| 滦南县| 霍林郭勒市| 法库县| 九寨沟县| 延庆县| 老河口市| 平原县| 永修县| 定结县| 乡城县| 德昌县| 洛阳市| 和田市| 永顺县| 绵阳市| 哈尔滨市| 九江市| 康马县| 满洲里市| 远安县| 汾西县| 治县。| 涟源市| 弥勒县| 阿勒泰市| 祁门县| 华安县| 邵阳市| 綦江县| 石泉县| 和政县| 西藏| 石棉县| 仁寿县| 道真|