- 您現在的位置：買賣IC網 > PDF目錄68812 > 73S1209F-68IMR/F (MAXIM INTEGRATED PRODUCTS INC) POWER SUPPLY MANAGEMENT CKT, QCC68 PDF資料下載
參數資料
| 型號： | 73S1209F-68IMR/F |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 電源管理 |
| 英文描述： | POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 封裝： | LEAD FREE, QFN-68 |
| 文件頁數： | 51/123頁 |
| 文件大小： | 1385K |
| 代理商： | 73S1209F-68IMR/F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
DS_1209F_004
73S1209F Data Sheet
Rev. 1.2
33
1.7.3.1
Interrupt Overview
When an interrupt occurs, the MPU will vector to the predetermined address as shown in Table 32. Once
the interrupt service has begun, it can only be interrupted by a higher priority interrupt. The interrupt
service is terminated by a return from the RETI instruction. When a RETI is performed, the processor will
return to the instruction that would have been next when the interrupt occurred.
When the interrupt condition occurs, the processor will also indicate this by setting a flag bit. This bit is
set regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per
machine cycle, then samples are polled by the hardware. If the sample indicates a pending interrupt
when the interrupt is enabled, then the interrupt request flag is set. On the next instruction cycle, the
interrupt will be acknowledged by hardware forcing an LCALL to the appropriate vector address.
Interrupt response will require a varying amount of time depending on the state of the MPU when the
interrupt occurs. If the MPU is performing an interrupt service with equal or greater priority, the new
interrupt will not be invoked. In other cases, the response time depends on the current instruction. The
fastest possible response to an interrupt is 7 machine cycles. This includes one machine cycle for
detecting the interrupt and six cycles to perform the LCALL.
1.7.3.2
Special Function Registers for Interrupts
Interrupt Enable 0 Register (IEN0): 0xA8
0x00
Table 19: The IEN0 Register
MSB
LSB
EAL
WDT
–
ES0
ET1
EX1
ET0
EX0
Bit
Symbol
Function
IEN0.7
EAL
EAL = 0 – disable all interrupts.
IEN0.6
WDT
Not used for interrupt control.
IEN0.5
–
IEN0.4
ES0
ES0 = 0 – disable serial channel 0 interrupt.
IEN0.3
ET1
ET1 = 0 – disable timer 1 overflow interrupt.
IEN0.2
EX1
EX1 = 0 – disable external interrupt 1.
IEN0.1
ET0
ET0 = 0 – disable timer 0 overflow interrupt.
IEN0.0
EX0
EX0 = 0 – disable external interrupt 0.
相關PDF資料 |
PDF描述 |
|---|---|
| 73S1209F-44IMR/F | POWER SUPPLY MANAGEMENT CKT, QCC44 |
| 73S1209F-68IMR/F | POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 73S1209F-68IM/F | POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 73S1209F-44IMR/F | POWER SUPPLY MANAGEMENT CKT, QCC44 |
| 73S1209F-44IM/F | POWER SUPPLY MANAGEMENT CKT, QCC44 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 73S1209F-68M/F/P1 | 功能描述:8位微控制器 -MCU Contained 80515-SoC Serial Hst Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| 73S1209F-EB | 功能描述:開發板和工具包 - 8051 73S1209F Eval Brd (Doc. Cd, Cable) RoHS:否 制造商:Silicon Labs 產品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 73S1209F-IM44 DK | 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd |
| 73S1209F-IM44 EB | 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Eval Brd Eval Bd Doc Cd Cable |
| 73S1209F-IM68 DK | 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd |
發布緊急采購，3分鐘左右您將得到回復。