- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68812 > 73S1209F-68IMR/F (MAXIM INTEGRATED PRODUCTS INC) POWER SUPPLY MANAGEMENT CKT, QCC68 PDF資料下載
參數(shù)資料
| 型號： | 73S1209F-68IMR/F |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 電源管理 |
| 英文描述： | POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 封裝： | LEAD FREE, QFN-68 |
| 文件頁數(shù)： | 27/123頁 |
| 文件大小： | 1385K |
| 代理商： | 73S1209F-68IMR/F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
73S1209F Data Sheet
DS_1209F_004
122
Rev. 1.2
Revision History
Revision
Date
Description
1.0
4/4/2007
First publication.
1.1
11/7/2007
In Table 1, added the Type column and the Equivalent Circuit references.
In Section 1.4, updated program security description to remove pre-boot
and 32-cycle references.
In Section 1.7.1, changed “Mcount is configured in the MCLKCtl register
must be bound between a value of 1 to 7. The possible crystal or external
clock are shown in Table 12.“ to “Mcount is configured in the MCLKCtl
register must be bound between a value of 1 to 7. The possible crystal or
external clock frequencies for getting MCLK = 96MHz are shown in Table
11.”
In the BRCON description, changed “If BSEL = 1, the baud rate is derived
using timer 1.” to “If BSEL = 0, the baud rate is derived using timer 1.”
In Section 1.7.12, removed the following from the emulator port
description: “The signals of the emulator port have weak pull-ups. Adding
resistor footprints for signals E_RST, E_TCLK and E_RXTX on the PCB is
recommended. If necessary, adding 10K
Ω pull-up resistors on E_TCLK
and E_RXTX and a 3K
Ω on E_RST will help the emulator operate
normally if a problem arises.”
In Ordering Information, removed the leaded part numbers.
1.2
12/16/2008
In Table 1, added more description to the SCL, SDA, PRES, PRESB,
VCC, VPC, SEC, TEST and VDD pins.
In Section 1.3.2, changed “FLSH_ERASE” to “ERASE” and
“FLSH_PGADR” to “PGADDR”. Added “The PGADDR register denotes
the page address for page erase. The page size is 512 (200h) bytes and
there are 128 pages within the flash memory. The PGADDR denotes the
upper seven bits of the flash memory address such that bit 7:1 of the
PGADDR corresponds to bit 15:9 of the flash memory address. Bit 0 of
the PGADDR is not used and is ignored.” In the description of the
PGADDR register, added “Note: the page address is shifted left by one bit
(see detailed description above).”
In Table 3, change “FLSH_PGADR” to “PGADDR”.
In Table 3, changed “FLSHCRL” to “FLSHCTL”.
In Table 3, added “Note: the page address is shifted left by one bit (see
detailed description above).” to the PGADDR description.
In Table 5, moved the TRIMPCtl bit description to FUSECtl and moved the
FUSECtl bit description to TRIMPCtl.
In Table 6, changed “PGADR” to “PGADDR”.
In Table 7, added PGADDR.
In Table 11, removed the Mcount 7 row.
In Section 1.7.13.5, deleted “The ETU clock is held in reset condition until
the activation sequence begins (either by VCCOK = 1 or VCCTMR
timeout) and will go high the ETU period thereafter.”
In Section 1.7.13.5 (number 3), deleted “If CLKOFF/SCLKOFF is high and
SYCKST is set=1(STXCtl, b7=1), Rlen=max will stop the clock at the
selected (CLKLVL or SCLKLVL) level.”
In Section 1.7.13.5, deleted number 9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 73S1209F-44IMR/F | POWER SUPPLY MANAGEMENT CKT, QCC44 |
| 73S1209F-68IMR/F | POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 73S1209F-68IM/F | POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 73S1209F-44IMR/F | POWER SUPPLY MANAGEMENT CKT, QCC44 |
| 73S1209F-44IM/F | POWER SUPPLY MANAGEMENT CKT, QCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73S1209F-68M/F/P1 | 功能描述:8位微控制器 -MCU Contained 80515-SoC Serial Hst Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| 73S1209F-EB | 功能描述:開發(fā)板和工具包 - 8051 73S1209F Eval Brd (Doc. Cd, Cable) RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 73S1209F-IM44 DK | 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd |
| 73S1209F-IM44 EB | 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Eval Brd Eval Bd Doc Cd Cable |
| 73S1209F-IM68 DK | 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。