- 您現在的位置：買賣IC網 > PDF目錄68816 > 7805ALPRPFS (MAXWELL TECHNOLOGIES) 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, DFP28 PDF資料下載
參數資料
| 型號： | 7805ALPRPFS |
| 廠商： | MAXWELL TECHNOLOGIES |
| 元件分類： | ADC |
| 英文描述： | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, DFP28 |
| 封裝： | RAD-PAK, LDFP-28 |
| 文件頁數： | 16/34頁 |
| 文件大小： | 605K |
| 代理商： | 7805ALPRPFS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
Memory
PRELIMINARY
23
All data sheets are subject to change without notice
2001 Maxwell Technologies
All rights reserved.
16-Bit Latchup Protected ADC
7805ALP
12.19.01 Rev 6
1000583
LDAC FUNCTION
LDAC input is a logic input that allows all DAC registers to be simultaneously updated with the contents of the DAC
data registers. LDAC input has two operating modes, a synchronous mode and an asynchronous mode. The LDAC
input condition is sampled on the rising edge of write. If LDAC is low on the sixteenth falling clock edge or on the rising
edge of WR, an automatic or synchronous update will take place. LDAC input can be tied permanently low or have
timing similar to that of the data inputs to operate in the synchronous mode.
If LDAC is high during the sample period, the 7805ALPassumes an asynchronous update. When in the asynchronous
mode, an LDAC setup time has to be allowed following the sixteenth falling clock edge or the rising edge of WR before
the LDAC can be activated.
ANALOG OUTPUTS
The 7805ALP’s DAC contains four independent voltage output Main DACs with 10-bit resolution. Each Main DAC has
an associated Sub DAC with 8-bit resolution which can be used to offset the complete transfer function of the Main
DAC around the VBIAS point. These DACs produce an output voltage in the form of VBIAS ±VSWING where
VSWING is 15/16 of VBIAS.
The digital input code to these DACs can be in twos complement or offset binary form. All DACs will be configured with
the same input coding scheme which is programmed through the system control register. The default condition on
power-up is for offset binary coding.
TWOS COMPLEMENT CODING
Table 20 shows the twos complement transfer function for the Main DAC.
TABLE 20. TWOS COMPLEMENT CODE TABLE FOR MAIN DAC DIGITAL INPUT ANALOG OUTPUT
相關PDF資料 |
PDF描述 |
|---|---|
| 7805ALPRPDS | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 |
| 7805ALPRPFB | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, DFP28 |
| 7846RPFE | PARALLEL, WORD INPUT LOADING, 16-BIT DAC, DFP28 |
| 7846RPFB | PARALLEL, WORD INPUT LOADING, 16-BIT DAC, DFP28 |
| 7846RPFS | PARALLEL, WORD INPUT LOADING, 16-BIT DAC, DFP28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 7805B | 制造商:ESTEK 制造商全稱:ESTEK 功能描述:fixed-voltage monolithic integrated-circuit voltage regulators |
| 7805BTG | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 7805C | 制造商:Semiconductors 功能描述: |
| 7805CT | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 7805CU | 制造商:Semiconductors 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。