- 您現在的位置：買賣IC網 > PDF目錄374047 > AD7183 (Analog Devices, Inc.) Advanced Video Decoder with 10-Bit ADC and Component Input Support PDF資料下載
參數資料
| 型號： | AD7183 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Advanced Video Decoder with 10-Bit ADC and Component Input Support |
| 中文描述： | 先進的視頻解碼器，10位ADC和組件輸入支持 |
| 文件頁數： | 27/41頁 |
| 文件大小： | 484K |
| 代理商： | AD7183 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
REV. 0
ADV7183
–27–
Table XX. Status Register
1
(Subaddress 10)
Bit Description
STATUS[7:0]
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
2
0
1
Color Kill Active
0
1
White Peak Active
0
1
ADC Overflow Detected
0
1
ADC Underflow Detected
0
1
50 Hz Field Rate Auto Detected
0
1
F
SC
Locked (current)
0
1
Lost Lock (since last read)
0
1
In Lock (current)
NOTES
1
Read only
2
Provides information about the internal status of the decoder.
Table XXI. Info Register
1
(Subaddress 11)
Bit Description
IDENT[7:0]
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
X
X
X
X
X
X
2
X
X
0 = v85a, 3 = v85b, 4 = v85b3, 5 = v85b3
NOTES
1
Read only
2
Provides identification on the revision of the part.
Table XXII. Analog Control Internal Register (Subaddress 13)
Bit Description
TIM_OE
*
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
0
1
Dependent on
OE
and TOD
HS, VS, F Forced Active
Set at Default Value
RESERVED
*
Timing Signals Output. Enables the user to force the output drivers for H-SYNC,V-SYNC, and Field into an active state regardless of the
OE
pin and TOD bit.
0
1
0
0
0
1
1
Table XXIII. Analog Clamp Control Register (Subaddress 14)
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
FICL[1:0]
1
0
0
1
1
0
1
0
1
I On for 16 Clock Cycles
I On for 32 Clock Cycles
I On for 64 Clock Cycles
I On for 128 Clock Cycles
I On for 16 Clock Cycles
I On for 32 Clock Cycles
I On for 64 Clock Cycles
I On for 128 Clock Cycles
I Sources Switched Off
I Sources Enabled
Voltage Clamp Disabled
Voltage Clamp Enabled
Set to Zero
FACL[1:0]
2
0
0
1
1
0
1
0
1
CCLEN
3
0
1
VCLEN
4
0
1
RESERVED
NOTES
1
Fine Clamp Length. Controls the number of clock cycles for which the slow current is on.
2
Fast Clamp Length. Controls the number of clock cycles for which the fast current is on.
3
Current Clamp Enable. Allows the user to switch off the I sources in the analog front end.
4
Voltage Clamp Enable. Allows the user to disable the voltage clamp circuitry.
0
0
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7185 | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7190KST | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
| ADV7191 | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
| ADV7191KST | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7190 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA |
| AD7190_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA |
| AD7190BRUZ | 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7190BRUZ | 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 4.8KSPS, TSSOP-24 |
| AD7190BRUZ-REEL | 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
發布緊急采購，3分鐘左右您將得到回復。