- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > AD7183 (Analog Devices, Inc.) Advanced Video Decoder with 10-Bit ADC and Component Input Support PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7183 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Advanced Video Decoder with 10-Bit ADC and Component Input Support |
| 中文描述： | 先進(jìn)的視頻解碼器，10位ADC和組件輸入支持 |
| 文件頁數(shù)： | 37/41頁 |
| 文件大小： | 484K |
| 代理商： | AD7183 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁
REV. 0
ADV7183
–37–
Appendix
BOARD DESIGN AND LAYOUT CONSIDERATIONS
The ADV7183 is a highly integrated circuit containing both preci-
sion analog and high-speed digital circuitry. It has been designed to
minimize interference effects on the integrity of the analog circuitry
by the high-speed digital circuitry. It is imperative that these same
design and layout techniques be applied to the system level design
such that high speed and accurate performance are achieved. Figure
30 shows the recommended analog circuit layout.
The layout should be optimized for lowest noise on the ADV7183
power and ground lines by shielding the digital inputs and provid-
ing good decoupling. The lead length between groups of VDD and
GND pins should be minimized to reduce inductive ringing.
Ground Planes
The ground plane should be split into two, one analog and one
digital. They should be joined directly under the ADV7183.
The analog ground return path should be through the digital
(the digital ground is connected to the analog ground and also
the system ground, whereas the analog ground is only connected
to the digital ground; this will ensure only analog current will flow
in the analog ground).
Power Planes
The ADV7183 and any associated analog circuitry should have
its own power planes, referred to as the analog and digital
power planes. These power planes should be connected to the
regular PCB power plane (V
CC
) at a single point through a ferrite
bead. This bead should be located within three inches of the
ADV7183.
The PCB power plane should provide power to all digital logic on
the PC board and the digital power pins on the ADV7183, and
the analog power plane should provide power to all analog power
pins on the ADV7183.
Plane-to-plane noise coupling can be reduced by ensuring that
portions of the regular PCB power and ground planes do not
overlay portions of the analog power plane, unless they can be
arranged so the plane-to-plane noise is common-mode.
Supply Decoupling
For optimum performance, bypass capacitors should be installed
using the shortest leads possible, consistent with reliable operation,
to reduce the lead inductance. Best performance is obtained with
0.1
μ
F ceramic capacitor decoupling. Each group of power pins
on the ADV71783 must have at least one 0.1
μ
F decoupling
capacitor to its corresponding ground. These capacitors should
be placed as close as possible to the device.
It is important to note that while the ADV7183 contains cir-
cuitry to reject power supply noise, this rejection decreases with
frequency. If a high-frequency switching power supply is used,
the designer should pay close attention to reducing power sup-
ply noise and consider using a three-terminal voltage regulator
for supplying power to the analog power plane.
Digital Signal Interconnect
The digital inputs and outputs to and from the ADV7183 should
be isolated as much as possible from the analog inputs and other
analog circuitry. Also, these input signals should not overlay the
analog power plane.
Due to the high clock rates involved, long clock lines to and
from the ADV7183 should be avoided to reduce noise pickup.
Any series termination resistors (typically 33
) for the digital
inputs should be connected to the high-speed digital outputs.
Analog Signal Interconnect
The ADV7183 should be located as close as possible to the
input connectors to minimize noise pickup and reflections due
to impedance mismatch.
The video input signals should overlay the ground plane, and
not the analog power plane, to maximize the high-frequency
power supply rejection.
Digital outputs, especially pixel data Inputs and clocking sig-
nals, should never overlay any of the analog signal circuitry and
should be kept as far away as possible.
The ADV7183 should have no inputs left floating. Any inputs
that are not required should be tied to ground.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7185 | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7190KST | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
| ADV7191 | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
| ADV7191KST | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7190 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA |
| AD7190_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA |
| AD7190BRUZ | 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7190BRUZ | 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 4.8KSPS, TSSOP-24 |
| AD7190BRUZ-REEL | 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。