- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373911 > AD7641ACP (ANALOG DEVICES INC) 18-Bit, 2 MSPS SAR ADC PDF資料下載
參數(shù)資料
| 型號： | AD7641ACP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 18-Bit, 2 MSPS SAR ADC |
| 中文描述： | 1-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, QCC48 |
| 封裝： | MO-220-VKKD, LFCSP-48 |
| 文件頁數(shù)： | 12/24頁 |
| 文件大小： | 324K |
| 代理商： | AD7641ACP |
AD7641
Preliminary Technical Data
CONVERTER OPERATION
The AD7641 is a successive approximation analog-to-digital
converter based on a charge redistribution DAC. Figure 5 shows
the simplified schematic of the ADC. The capacitive DAC
consists of two identical arrays of 18 binary weighted capacitors
which are connected to the two comparator inputs.
Rev. Pr E | Page 12 of 24
During the acquisition phase, terminals of the array tied to the
comparator’s input are connected to AGND via SW+ and SW-.
All independent switches are connected to the analog inputs.
Thus, the capacitor arrays are used as sampling capacitors and
acquire the analog signal on IN+ and IN- inputs. When the
acquisition phase is complete and the CNVST input goes low, a
conversion phase is initiated. When the conversion phase
begins, SW+ and SW- are opened first. The two capacitor arrays
are then disconnected from the inputs and connected to the
REFGND input. Therefore, the differential voltage between the
inputs IN+ and IN- captured at the end of the acquisition phase
is applied to the comparator inputs, causing the comparator to
become unbalanced. By switching each element of the capacitor
array between REFGND or REF, the comparator input varies by
binary weighted voltage steps (V
REF
/2, V
REF
/4 . . . V
REF
/262144).
The control logic toggles these switches, starting with the MSB
first, in order to bring the comparator back into a balanced
condition. After the completion of this process, the control logic
generates the ADC output code and brings BUSY output low.
MODES OF OPERATION
The AD7641 features two modes of operations; Warp and
Normal. Each of these modes is more suitable for specific
applications.
The Warp mode allows the fastest conversion rate up to 2 MSPS.
However, in this mode, and this mode only, the full specified
accuracy is guaranteed only when the time between conversion
does not exceed 1 ms. If the time between two consecutive
conversions is longer than 1 ms, for instance, after power-up, the
first conversion result should be ignored. This mode makes the
AD7641 ideal for applications where fast sample rate are
required.
The normal mode is the fastest mode (1.5 MSPS) without any
limitation about the time between conversions. This mode
makes the AD7641 ideal for asynchronous applications such as
data acquisition systems, where both high accuracy and fast
sample rate are required.
TRANSFER FUNCTIONS
Except in 18 Bit interface mode, using the OB/2C digital input,
the AD7641 offers two output codings: straight binary and two’s
complement. The ideal transfer characteristic for the AD7641 is
shown in Figure 6 and Table 7.
000...000
000...001
000...010
111...101
111...110
111...111
ANALOG INPUT
+FS-1.5 LSB
+FS-1 LSB
-FS+1 LSB
-FS
-FS+0.5 LSB
Figure 6. ADC Ideal Transfer Function
Table 7. Output Codes and Ideal Input Voltages
Digital Output Code (Hex)
Analog Input
V
REF
= 2.048V
Binary
2.047984 V
3FFFF
1
2.047969 V
3FFFE
15.625μV
20001
0 V
20000
-15.625μV
1FFFF
-2.047984 V
00001
-2.048 V
00000
2
Description
FSR –1 LSB
FSR – 2 LSB
Midscale + 1 LSB
Midscale
Midscale – 1 LSB
-FSR + 1 LSB
-FSR
Straight
Twos
Complement
1FFFF
1
1FFE
00001
00000
3FFFF
20001
20000
2
1
This is also the code for overrange analog input (V
IN+
– V
IN-
above V
REF
–
V
REFGND
).
2
This is also the code for underrange analog input (V
IN+
– VI
N-
below -V
REF
+
V
REFGND
).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7641ACPRL | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7641AST | 18-Bit, 2 MSPS SAR ADC |
| AD7641ASTRL | 18-Bit, 2 MSPS SAR ADC |
| AD7650 | 16-Bit 1 MSPS SAR Unipolar ADC with Ref |
| AD7651 | Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:D38999 Series III; No. of Contacts:4; Connector Shell Size:13; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7641ACPRL | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Tape and Reel |
| AD7641AST | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Bulk |
| AD7641ASTRL | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Tape and Reel |
| AD7641BCPZ | 功能描述:IC ADC 18BIT 2MSPS SAR 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7641BCPZRL | 功能描述:IC ADC 18BIT 2MSPS SAR 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。