欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7641ACP
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 18-Bit, 2 MSPS SAR ADC
中文描述: 1-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, QCC48
封裝: MO-220-VKKD, LFCSP-48
文件頁數: 17/24頁
文件大小: 324K
代理商: AD7641ACP
Preliminary Technical Data
AD7641
INTERFACES
DIGITAL INTERFACE
The AD7641 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7641 digital interface also accommodates both 2.5V, 3.3V or
5V logic with OVDD either at 2.5V or 3.3V. OVDD defines the
logic high output voltage. In most applications, the OVDD
supply pin of the AD7641 is connected to the host system
interface 2.5V or 3.3V digital supply. Finally, except in 18 bit
interface mode, by using the OB/2C input pin, both two’s
complement or straight binary coding can be used.
Rev. Pr E | Page 17 of 24
The two signals CS and RD control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually, CS allows the selection of each AD7641 in
multi-circuits applications and is held low in a single AD7641
design. RD is generally used to enable the conversion result on
the data bus.
t1
t3
t4
t11
CNVST
BUSY
DATA
BUS
CS = RD = 0
t10
PREVIOUS CONVERSION DATA
NEW DATA
Figure 15. Master Parallel Data Timing for Reading (Continuous Read)
PARALLEL INTERFACE
The AD7641 is configured to use the parallel interface with
either a 18-bit, 16-bit or 8-bit bus width according to the Table
6. The data can be read either after each conversion, which is
during the next acquisition phase, or during the following
conversion as shown, respectively, in Figure 16 and Figure 17.
When the data is read during the conversion, however, it is
recommended that it is read only during the first half of the
conversion phase. That avoids any potential feedthrough
between voltage transients on the digital interface and the most
critical analog conversion circuitry. Please refer to Table 6 for a
detailed description of the different options available.
CURRENT
CONVERSION
BUSY
DATA
BUS
CS
RD
t
12
t
13
Figure 16. Slave Parallel Data Timing for Read (Read After Convert)
t
1
t
3
t
4
CS = 0
CNVST, RD
BUSY
PREVIOUS
CONVERSION
t
12
t
13
DATA
BUS
Figure 17. Slave Parallel Data Timing for Reading (Read During Convert)
CS
BYTESWAP
Pins D[15:8]
HI-Z
HIGH BYTE
LOW BYTE
HI-Z
HI-Z
HIGH BYTE
LOW BYTE
HI-Z
t12
t12
t13
Pins D[7:0]
RD
Figure 18. 8-Bit and 16-Bit Parallel Interface
相關PDF資料
PDF描述
AD7641ACPRL ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7641AST 18-Bit, 2 MSPS SAR ADC
AD7641ASTRL 18-Bit, 2 MSPS SAR ADC
AD7650 16-Bit 1 MSPS SAR Unipolar ADC with Ref
AD7651 Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:D38999 Series III; No. of Contacts:4; Connector Shell Size:13; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
相關代理商/技術參數
參數描述
AD7641ACPRL 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Tape and Reel
AD7641AST 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Bulk
AD7641ASTRL 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Tape and Reel
AD7641BCPZ 功能描述:IC ADC 18BIT 2MSPS SAR 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率(每秒):20M 數據接口:并聯 轉換器數目:2 功率耗散(最大):155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數目和類型:4 個單端,單極;2 個差分,單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7641BCPZRL 功能描述:IC ADC 18BIT 2MSPS SAR 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極
主站蜘蛛池模板: 德钦县| 体育| 包头市| 江陵县| 双鸭山市| 喜德县| 本溪| 新晃| 灵宝市| 荔浦县| 烟台市| 漳平市| 五大连池市| 慈利县| 杭州市| 武山县| 南平市| 司法| 武宁县| 东莞市| 龙胜| 天台县| 通海县| 大宁县| 秭归县| 鄂州市| 金阳县| 通辽市| 文成县| 光山县| 平远县| 宜君县| 兴海县| 保亭| 东兴市| 孙吴县| 赤峰市| 拉萨市| 农安县| 花莲县| 万源市|