- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373911 > AD7671 (Analog Devices, Inc.) 16-Bit 1 MSPS SAR Unipolar ADC with Ref PDF資料下載
參數(shù)資料
| 型號： | AD7671 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16-Bit 1 MSPS SAR Unipolar ADC with Ref |
| 中文描述： | 16位1 MSPS的特區(qū)單極型ADC檔 |
| 文件頁數(shù)： | 7/23頁 |
| 文件大小： | 336K |
| 代理商： | AD7671 |
REV. PrA
PRELIMINARY TECHNICAL DATA
AD7667
–7–
state of the SYNC signal. It is active in both master and slave mode. When LOW, SYNC
is active HIGH. When HIGH, SYNC is active LOW.
When SER/
PAR
is LOW, this output is used as Bit 6 of the Parallel Port Data Output
Bus.
When SER/
PAR
is HIGH, this input, part of the serial port, is used to invert the SCLK signal.
It is active in both master and slave mode.
When SER/
PAR
is LOW, this output is used as Bit 7 of the Parallel Port Data Output
Bus.
When SER/
PAR
is HIGH, this input, part of the serial port, is used as either an external
data input or a read mode selection input depending on the state of EX T /
INT
.
When EX T /
INT
is HIGH, RDC/SDIN could be used as a data input to daisy chain the conver-
sion results from two or more ADCs onto a single SDOUT line. T he digital data level on
SDIN is output on DAT A with a delay of 16 SCLK periods after the initiation of the read
sequence.
When EX T /
INT
is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN
is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN is LOW,
the data can be output on SDOUT only when the conversion is complete.
Input/Output Interface Digital Power Ground
Input/Output Interface Digital Power. Nominally at the same supply than the supply of
the host interface (5 V or 3 V).
Digital Power. Nominally at 5 V.
Digital Power Ground
When SER/
PAR
is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus.
When SER/
PAR
is HIGH, this output, part of the serial port, is used as a serial data out
put synchronized to SCLK . Conversion results are stored in an on-chip register. T he
AD7667 provides the conversion result, MSB first, from its internal shift register. T he
DAT A format is determined by the logic level of OB/
2C
. In serial mode, when EX T /
INT
is LOW, SDOUT is valid on both edges of SCLK .
In serial mode, when EX T /
INT
is HIGH:
If INVSC L K is L OW, SDOUT is updated on SC L K rising edge and valid on the next
falling edge.
If INVSCLK is HIGH, SDOUT is updated on SCLK falling edge and valid on the next rising
edge.
When SER/
PAR
is L OW, this output is used as the Bit 9 of the Parallel Port Data
Output Bus.
When SER/
PAR
is HIGH, this pin, part of the serial port, is used as a serial data clock
input or output, dependent upon the logic state of the EX T /
INT
pin. T he active edge
where the data SDOUT is updated depends upon the logic state of the INVSCLK pin.
When SER/
PAR
is LOW, this output is used as the Bit 10 of the Parallel Port Data Output
Bus.
When SER
/PAR
is HIGH, this output, part of the serial port, is used as a digital output
frame synchronization for use with the internal data clock (EX T /
INT
= Logic LOW).
When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and
remains HIGH while SDOUT output is valid. When a read sequence is initiated and
INVSYNC is HIGH, SYNC is driven LOW and remains LOW while SDOUT output is
valid.
When SER/
PAR
is LOW, this output is used as the Bit 11 of the Parallel Port Data Output
Bus.
When SER/
PAR
is HIGH and EX T /
INT
is HIGH, this output, part of the serial port,
is used as a incomplete read error flag. In slave mode, when a data read is started and
not complete when the following conversion is complete, the current data is lost and
RDERROR is pulsed high.
Bit 12 to Bit 15 of the Parallel Port Data output bus. T hese pins are always outputs regard
less of the state of SER/
PAR
.
Busy Output. T ransitions HIGH when a conversion is started, and remains HIGH until
the conversion is complete and the data is latched into the on-chip shift register. T he fall
ing edge of BUSY could be used as a data ready clock signal.
Must Be T ied to Digital Ground
Read Data. When
CS
and
RD
are both LOW, the interface parallel or serial output bus is
enabled.
Chip Select. When
CS
and
RD
are both LOW, the interface parallel or serial output bus is
enabled.
CS
is also used to gate the external clock.
15
DAT A[6]
DI/O
or INVSCLK
16
DAT A[7]
DI/O
or RDC/SDIN
17
18
OGND
OVD D
P
P
19
20
21
DVDD
D GND
DAT A[8]
or SDOUT
P
P
D O
22
DAT A[9]
or SCLK
DI/O
23
DAT A[10]
D O
or SYNC
24
DAT A[11]
D O
or RDERROR
25–28
DAT A[12:15]
D O
29
BUSY
D O
30
31
DGND
RD
P
DI
32
CS
DI
Pin No.
Mnemonic
T ype
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7651ACP | 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference |
| AD7651AST | 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference |
| AD7651ASTRL | 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference |
| AD7654 | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654ACP | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7671ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 1MSPS CMOS ADC - Bulk 制造商:Analog Devices 功能描述:Analog Devices AD7671ACP Analog to Digital Converters (ADC) |
| AD7671ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7671ACPZ | 功能描述:IC ADC 16BIT CMOS 1MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7671ACPZRL | 功能描述:IC ADC 16BIT CMOS 1MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7671AST | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。