- 您現在的位置：買賣IC網 > PDF目錄373915 > AD7723BS (ANALOG DEVICES INC) 16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC PDF資料下載
參數資料
| 型號： | AD7723BS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| 中文描述： | 1-CH 16-BIT DELTA-SIGMA ADC, SERIAL/PARALLEL ACCESS, PQFP44 |
| 封裝： | MO-112-AA, MQFP-44 |
| 文件頁數： | 11/23頁 |
| 文件大小： | 435K |
| 代理商： | AD7723BS |
AD7723
–11–
REV. 0
SERIAL MODE PIN FUNCTION DESCRIPTIONS
Mnemonic
Pin No.
Description
CFMT/
RD
4
Serial Clock Format Logic Input. The clock format pin selects whether the serial data, SDO, is valid
on the rising or falling edge of the serial clock, SCO. When CFMT is logic low, serial data is valid on
the falling edge of the serial clock, SCO. If CFMT is logic high, SDO is valid on the rising edge of
SCO.
Data Output Enable Logic Input. The DOE pin controls the three-state output buffer of the SDO
pin. The active state of DOE is determined by the logic level on the TSI pin. When the DOE logic
level equals the level on the TSI pin the serial data output, SDO, is active. Otherwise SDO will be
high impedance. SDO can be three-state after a serial data transmission by connecting DOE to FSO.
In normal operations, TSI and DOE should be tied low.
Serial Data Format Logic Input. The logic level on the SFMT pin selects the format of the FSO
signal for Serial Mode 1. A logic low makes the FSO output a pulse, one SCO cycle wide at the
beginning of a serial data transmission. With SFMT set to a logic high, the FSO signal is a frame
pulse that is active low for the duration of the 16-bit transmission. For Serial Modes 2 and 3, SFMT
should be tied high.
Frame Synchronization Logic Input. The FSI input is used to synchronize the AD7723 serial output
data register to an external source and to allow more than one AD7723, operated from a common
master clock, to simultaneously sample its analog input and update its output register.
Serial Clock Output.
Serial Data Output. The serial data is shifted out MSB first, synchronous with the SCO. Serial
Mode 1 data transmissions last 32 SCO cycles. After the LSB is output, trailing zeros are output for
the remaining 16 SCO cycles. Serial Modes 2 and 3 data transmissions last 16 SCO cycles.
Frame Sync Output. FSO indicates the beginning of a word transmission on the SDO pin. Depend-
ing on the logic level of the SFMT pin, the FSO signal is either a positive pulse approximately one
SCO period wide, or a frame pulse which is active low for the duration of the 16-data bit transmission.
Time Slot Logic Input. The logic level on TSI sets the active state of the DOE pin. With TSI set
logic high, DOE will enable the SDO output buffer when it is a logic high, and vice versa. TSI is
used when two AD7723s are connected to the same serial data bus. When this function is not
needed, TSI and DOE should be tied low.
Serial Mode Low Pass/Band Pass Filter Select Input. With SLP set logic high, the low-pass filter
response is selected. A logic low selects band pass.
Serial Mode Low/High Output Data Rate Select Input. With SLDR set logic high, the low data rate
is selected. A logic low selects the high data rate. The high data rate corresponds to data at the out-
put of the fourth decimation filter (Decimate by 16). The low data rate corresponds to data at the
output of the fifth decimation filter (Decimate by 32).
Serial Clock Rate Select Input. With SCR set logic low, the serial clock output frequency, SCO, is
equal to the CLKIN frequency. A logic high sets it equal to one-half the CLKIN frequency.
Tie to DV
DD
.
Tie to DGND.
Tie to DGND.
Tie to DGND.
Tie to DGND.
Tie to DGND.
Tie to DGND.
Tie to DGND.
DOE/DB4
43
SFMT/DB5
42
FSI/DB6
41
SCO/DB7
SDO/DB8
40
38
FSO/DB9
37
TSI/DB10
36
SLP/DB11
35
SLDR/DB12
34
SCR/DB13
33
DV
DD
/
CS
DGND/DB14
DGND/DB15
DGND/
DRDY
DGND/DB0
DGND/DB1
DGND/DB2
DGND/DB3
30
32
31
5
3
2
1
44
相關PDF資料 |
PDF描述 |
|---|---|
| AD7724AST | Dual CMOS Modulators |
| AD7724 | Dual CMOS Modulators |
| AD7725 | 16-Bit 900 kSPS ADC with a Programmable Postprocessor |
| AD7725BS | 16-Bit 900 kSPS ADC with a Programmable Postprocessor |
| AD7729 | Dual Sigma-Delta ADC with Auxiliary DAC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7723BS-REEL | 制造商:Analog Devices 功能描述:Single ADC Delta-Sigma 19.2Msps 16-bit Parallel/Serial 44-Pin MQFP T/R |
| AD7723BSZ | 功能描述:IC ADC 16BIT SIGMA-DELTA 44MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7723BSZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7723BSZ-REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 44MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
| AD7723BSZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
發布緊急采購，3分鐘左右您將得到回復。