欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): AD7731BR
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: Low Noise, High Throughput 24-Bit Sigma-Delta ADC
中文描述: 6-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO24
封裝: MS-013AD, SOIC-24
文件頁數(shù): 7/44頁
文件大小: 411K
代理商: AD7731BR
AD7731
–7–
REV. 0
FASTSTEP
FILTER
CHOP
ANALOG
INPUT
DIGITAL
OUTPUT
BUFFER
SKIP
OUTPUT
SCALING
22-TAP
FIR FILTER
THE ANALOG INPUT TO THE PART
CAN BE CHOPPED. IN CHOPPING MODE,
THE INPUT IS CHOPPEDAND THE OUTPUT OF
THE FIRST STAGE FILTER IS CHOPPED
REMOVING ERRORS IN THAT PATH.
THE DEFAULT CONDITION IS
CHOPPING DISABLED
THE FIRST STAGE OF THE DIGITAL
FILTERING ON THE PART IS THE
SINC
3
FILTER. THE OUTPUT UPDATE
RATE AND BANDWIDTH OF THIS
FILTER CAN BE PROGRAMMED. IN
SKIP MODE, THE SINC
3
FILTER IS
THE ONLY FILTERING PERFORMED
ON THE P3T.
IN SKIP MODE, THERE IS NO
SECOND STAGE OF FILTERING ON
THE PART. THE SINC
3
FILTER IS
THE ONLY FILTERING PERFORMED
ON THE PART. THIS IS THE
SECOND STAGE FILTER
WITH SKIP DISABLED, THE NORMAL
OPERATING MODE OF THE SECOND STAGE
OF THE DIGITAL FILTERING ON THE PART IS
A FIXED 22-TAP FIR FILTER. IN SKIP MODE,
THIS FIR FILTER IS BYPASSED. WHEN
FASTSTEP
MODE IS ENABLED AND A
STEP INPUT IS DETECTED, THE SECOND
STAGE FILTERING IS PERFORMED BY THE
FAST STEP FILTER UNTIL THE OUTPUT OF
THIS FILTER HAS FULLY SETTLED
THE OUTPUT WORD FROM THE
DIGITAL FILTER IS SCALED BY THE
CALIBRATION COEFFICIENTS
BEFORE BEING PROVIDED AS THE
CONVERSION RESULT
WHEN FASTSTEP MODE IS
ENABLED AND A STEP CHANGE ON
THE INPUT HAS BEEN DETECTED,
THE SECOND STAGE FILTERING IS
PERFORMED BY THE FASTSTEP
FILTER UNTIL THE FIR FILTER HAS
FULLY SETTLED.
THE OUTPUT OF THE FIRST STAGE
OF FILTERING ON THE PART CAN
BE CHOPPED. THE DEFAULT
CONDITION IS CHOPPING
DISABLED
THE PROGRAMMABLE GAIN
CAPABILITY OF THE PART IS
INCORPORATED AROUND THE
SIGMA DELTA MODULATOR.THE
MODULATOR PROVIDES A HIGH-
FREQUENCY 1-BIT DATA STREAM
TO THE DIGITAL FILTER.
THE INPUT SIGNAL IS BUFFERED
ON-CHIP BEFORE BEING APPLIED
TO THE SAMPLING CAPACITOR OF
THE SIGMA DELTA MODULATOR.
THIS ISOLATES THE SAMPLING
CAPACITOR CHARGING CURRENTS
FROM THE ANALOG INPUT PINS
PGA &
SIGMA-DELTA
MODULATOR
SINC
3
FILTER
CHOP
INPUT CHOPPING
SINC
3
FILTER
SKIP MODE
22-TAP FIR FILTER
OUTPUT SCALING
FASTSTEP
FILTER
YY
OUTPUT CHOPPING
PGA & SIGMA-DELTA
MODULATOR
BUFFER
SEE PAGE 25
SEE PAGE 25
SEE PAGE 25
SEE PAGE 26
SEE PAGE 29
SEE PAGE 28
SEE PAGE 25
SEE PAGE 24
SEE PAGE 23
Figure 3. Signal Processing Chain
PIN CONFIGURAT ION
SCLK
MCLK IN
DGND
DV
DD
SYNC
NC
RDY
CS
MCLK OUT
POL
DIN
DOUT
AGND
AV
DD
AIN5
AIN1
STANDBY
14
1
2
24
23
5
6
7
20
19
18
3
4
22
21
8
17
9
16
10
15
11
TOP VIEW
(Not to Scale)
12
13
AD7731
RESET
REF IN(–)
REF IN(+)
AIN2
AIN3/D1
AIN4/D0
AIN6
NC = NO CONNECT
PIN FUNCT ION DE SCRIPT IONS
Pin
No.
Pin
Mnemonic
Function
1
SCLK
Serial Clock. Schmitt-T riggered Logic Input. An external serial clock is applied to this input to transfer
serial data to or from the AD7731. T his serial clock can be a continuous clock with all data transmitted in a
continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information being trans-
mitted to or from the AD7731 in smaller batches of data.
Master Clock signal for the device. T his can be provided in the form of a crystal/resonator or external clock.
A crystal/resonator can be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN
pin can be driven with a CMOS-compatible clock and MCLK OUT left unconnected. T he part is specified
with a clock input frequency of 4.9152 MHz.
2
MCLK IN
相關(guān)PDF資料
PDF描述
AD7731BRU Low Noise, High Throughput 24-Bit Sigma-Delta ADC
AD7731EB Precision, Zero-Drift Instrumentation Amplifier; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C
AD7732 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD7732BRU 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD773A 10-Bit, 20 MSPS Monolithic A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7731BR-REEL 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7731BR-REEL7 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7731BRU 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7731BRU-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 5Msps 24-bit Serial 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 5MSPS 24BIT SERL 24TSSOP - Tape and Reel
AD7731BRU-REEL7 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
主站蜘蛛池模板: 太仆寺旗| 靖边县| 宁乡县| 射洪县| 育儿| 温州市| 左贡县| 和顺县| 柳河县| 汾西县| 福清市| 绍兴县| 张家港市| 湖口县| 台北县| 三门峡市| 庐江县| 榕江县| 鲁山县| 府谷县| 葫芦岛市| 永仁县| 乌审旗| 高尔夫| 沁源县| 湖口县| 栾川县| 商丘市| 金平| 密云县| 温泉县| 沧源| 平乡县| 明溪县| 福安市| 饶河县| 保定市| 平原县| 达拉特旗| 马边| 桑植县|