- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7731BR (ANALOG DEVICES INC) Low Noise, High Throughput 24-Bit Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7731BR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| 中文描述： | 6-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO24 |
| 封裝： | MS-013AD, SOIC-24 |
| 文件頁數(shù)： | 9/44頁 |
| 文件大小： | 411K |
| 代理商： | AD7731BR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD7731
–9–
REV. 0
PIN FUNCT ION DE SCRIPT IONS (Continued)
Pin
No.
Pin
Mnemonic
Function
20
RDY
Logic output. Used as a status output in both conversion mode and calibration mode. In conversion mode, a
logic low on this output indicates that a new output word is available from the AD7731 data register. T he
RDY
pin will return high upon completion of a read operation of a full output word. If no data read has
taken place after an output update, the
RDY
line will return high prior to the next output update, remain
high while the update is taking place and return low again. T his gives an indication of when a read operation
should not be initiated to avoid initiating a read from the data register as it is being updated. In calibration
mode,
RDY
goes high when calibration is initiated and returns low to indicate that calibration is complete. A
number of different events on the AD7731 set the
RDY
high and these are outlined in T able X VII.
Serial Data Output with serial data being read from the output shift register on the part. T his output shift
register can contain information from the calibration registers, mode register, status register, filter register or
data register depending on the register selection bits of the Communications Register.
Serial Data Input with serial data being written to the input shift register on the part. Data from this input
shift register is transferred to the calibration registers, mode register, communications register or filter regis-
ter depending on the register selection bits of the Communications Register.
Digital Supply Voltage, +3 V or +5 V nominal.
Ground reference point for digital circuitry.
21
DOUT
22
DIN
23
24
DV
DD
DGND
T E RMINOLOGY
INT E GRAL NONLINE ARIT Y
T his is the maximum deviation of any code from a straight line
passing through theendpointsof thetransfer function. T he end-
points of the transfer function are zero scale (not to be confused
with bipolar zero), apoint 0.5 LSB below thefirst code transi-
tion (000 . . . 000 to 000 . . . 001) and full scale, a point 0.5 LSB
abovethelast codetransition (111 . . . 110 to 111 . . . 111). T he
error is expressed as a percentage of full scale.
POSIT IVE FULL-SCALE E RROR
Positive Full-Scale Error is the deviation of the last code transi-
tion (111 . . . 110 to 111 . . . 111) from the ideal AIN(+) voltage
(AIN(–) + V
REF
/GAIN – 3/2 LSBs). It applies to both unipolar
and bipolar analog input ranges.
UNIPOLAR OFFSE T E RROR
Unipolar Offset Error is the deviation of the first code transition
from the ideal AIN(+) voltage (AIN(–) + 0.5 LSB) when oper-
ating in the unipolar mode.
BIPOLAR ZE RO E RROR
T his is the deviation of the midscale transition (0111 . . . 111
to 1000 . . . 000) from the ideal AIN(+) voltage(AIN(–) –
0.5 LSB) when operating in the bipolar mode.
GAIN E RROR
T his is a measure of the span error of the ADC. It is a measure
of the difference between the measured and the ideal span be-
tween any two points in the transfer function. T he two points
used to calculate the gain error are positive full scale and nega-
tive full scale.
BIPOLAR NE GAT IVE FULL-SCALE E RROR
T his is the deviation of the first code transition from the ideal
AIN(+) voltage (AIN(–) – V
REF
/GAIN + 0.5 LSB) when operat-
ing in the bipolar mode. Negative full-scale error is a summation
of zero error and gain error.
POSIT IVE FULL-SCALE OVE RRANGE
Positive Full-Scale Overrange is the amount of overhead avail-
able to handle input voltages on AIN(+) input greater than
AIN(–) + V
REF
/GAIN (for example, noise peaks or excess volt-
ages due to system gain errors in system calibration routines)
without introducing errors due to overloading the analog modu-
lator or overflowing the digital filter.
NE GAT IVE FULL-SCALE OVE RRANGE
T his is the amount of overhead available to handle voltages on
AIN(+) below AIN(–) – V
REF
/GAIN without overloading the
analog modulator or overflowing the digital filter.
OFFSE T CALIBRAT ION RANGE
In the system calibration modes, the AD7731 calibrates its
offset with respect to the analog input. T he Offset Calibration
Range specification defines the range of voltages the AD7731
can accept and still accurately calibrate offset.
FULL-SCALE CALIBRAT ION RANGE
T his is the range of voltages that the AD7731 can accept in the
system calibration mode and still accurately calibrate full scale.
INPUT SPAN
In system calibration schemes, two voltages applied in sequence
to the AD7731’s analog input define the analog input range.
T he input span specification defines the minimum and maxi-
mum input voltages from zero to full scale that the AD7731 can
accept and still accurately calibrate gain.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7731BRU | Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| AD7731EB | Precision, Zero-Drift Instrumentation Amplifier; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C |
| AD7732 | 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC |
| AD7732BRU | 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC |
| AD773A | 10-Bit, 20 MSPS Monolithic A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7731BR-REEL | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7731BR-REEL7 | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7731BRU | 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7731BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 5Msps 24-bit Serial 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 5MSPS 24BIT SERL 24TSSOP - Tape and Reel |
| AD7731BRU-REEL7 | 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。