欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): AD7839
廠(chǎng)商: Analog Devices, Inc.
英文描述: Octal 13-Bit, Parallel Input, Voltage-Output DAC
中文描述: 八路13位,并行輸入,電壓輸出DAC
文件頁(yè)數(shù): 3/12頁(yè)
文件大小: 153K
代理商: AD7839
–3–
REV. 0
AD7839
(These characteristics are included for Design Guidance and are not subject
to production testing.)
AC PERFORMANCE CHARACTERISTICS
Parameter
A
Units
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Voltage Settling Time
30
40
0.7
230
μ
s typ
μ
s max
V/
μ
s typ
nV-s typ
Full-Scale Change to
±
1/2 LSB. DAC Latch Contents Alternately
Loaded with All 0s and All 1s
Slew Rate
Digital-to-Analog Glitch Impulse
Measured with V
REF
(+) = +5 V, V
REF
(–) = –5 V. DAC Latch
Alternately Loaded with 0FFF Hex and 1000 Hex. Not Dependent
on Load Conditions
See Terminology
See Terminology
Feedthrough to DAC Output Under Test Due to Change in Digital
Input Code to Another Converter
Effect of Input Bus Activity on DAC Output Under Test
Channel-to-Channel Isolation
DAC-to-DAC Crosstalk
Digital Crosstalk
99
40
0.2
dB typ
nV-s typ
nV-s typ
Digital Feedthrough
Output Noise Spectral Density
@ 1 kHz
0.1
nV-s typ
200
nV/
Hz
typ
All 1s Loaded to DAC. V
REF
(+) = V
REF
(–) = 0 V
Specifications subject to change without notice.
TIMING SPECIFICATIONS
1, 2
Parameter
Limit at T
MIN,
T
MAX
Units
Description
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
t
10
t
11
15
0
50
50
0
0
20
0
30
300
50
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
μ
s typ
ns max
ns min
Address to
WR
Setup Time
Address to
WR
Hold Time
CS
Pulsewidth Low
WR
Pulsewidth Low
CS
to
WR
Setup Time
WR
to
CS
Hold Time
Data Setup Time
Data Hold Time
Settling Time
CLR
Pulse Activation Time
LDAC
Pulsewidth Low
NOTES
1
All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2
Rise and fall times should be no longer than 50 ns.
Specifications subject to change without notice.
t
1
t
2
t
5
t
6
t
3
t
4
t
7
t
8
t
9
t
10
LDAC
CLR
WR
CS
A0, A1, A2
DATA
V
OUT
V
OUT
t
11
Figure 1. Timing Diagram
(V
CC
= +5 V
6
5%; V
DD
= +15 V
6
5%; V
SS
= –15 V
6
5%; GND = DUTGND = 0 V)
相關(guān)PDF資料
PDF描述
AD7839AS Octal 13-Bit, Parallel Input, Voltage-Output DAC
AD783 Complete Very High Speed Sample-and-Hold Amplifier(高速采樣保持放大器)
AD7840AQ LC2MOS Complete 14-Bit DAC
AD7840ARS LC2MOS Complete 14-Bit DAC
AD7840JN LC2MOS Complete 14-Bit DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7839AS 制造商:Analog Devices 功能描述:DAC 8-CH R-2R 13-bit 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:OCTAL 13-BIT +/- 10V OUTPUT DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 13-BIT DAC
AD7839AS-REEL 制造商:Analog Devices 功能描述:DAC 8-CH R-2R 13-bit 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:OCTAL 13-BIT +/- 10V OUTPUT DAC I.C. - Tape and Reel
AD7839ASZ 功能描述:IC DAC 13BIT OCTAL V-OUT 44-MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類(lèi)型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD7839ASZ 制造商:Analog Devices 功能描述:IC 13-BIT DAC
AD7839ASZ-REEL 功能描述:IC DAC 13BIT OCT VOLT OUT 44MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓,單極 采樣率(每秒):*
主站蜘蛛池模板: 宁乡县| 金秀| 金山区| 景洪市| 黄骅市| 屯门区| 乌拉特中旗| 孟州市| 侯马市| 长宁区| 河东区| 黎平县| 张家界市| 濮阳市| 伊通| 萨嘎县| 松潘县| 绩溪县| 无锡市| 抚宁县| 扎囊县| 陵水| 黔南| 宁津县| 肥东县| 兴城市| 卫辉市| 常州市| 大邑县| 武山县| 麟游县| 竹溪县| 婺源县| 德安县| 久治县| 东源县| 杭州市| 梓潼县| 玉山县| 中山市| 米脂县|